

Cambridge University Press 978-1-108-49845-6 — Fast Techniques for Integrated Circuit Design Mikael Sahrling Index <u>More Information</u>

## Index

2-pi-models, 104	CD stage, 7, 10
active assessed 24	with resistor capacitor ladder load, 16
active cascode, 34	CG stage, 5
ADC see analog digital converters	characteristic impedance, 107–108, 116
ADC model	charge sampling
basic, 196	theory, 222
sampling, 199	circuit analysis see circuit theory
Ampere's law, 54, 61, 75, 77	circuit design, 30, 49–50, 85, 90, 101
amplifier stages	circuit theory, ix, 51, 109
basic level, 4	CMOS inverter
cascaded, 44	cross-coupled, 25
higher level, 31	single, 23
analog digital converters, x, 195	CMOS transistor
architectures	inherent gain, 14
ADC, 201	small geometry bandwidth, 10
PLL, 171	small geometry current, 182
	common drain see CD stage
back of the envelope calculations see estimation	common gate see CG stage
analysis	common source see CS stage
bandwidth	comparator, 34, 41
estimate, 42	no output load, 40
basic PLL equations, 175	comparator design, 45
basis functions, 162	conduction current, 54
bipolar, 4	conformal coordinate transformation, 95
bit error rate, 39, 41	conformal transformations, 93, 96
calculation, 38	continuity equation, 54
definition, 203	convolution theorem, 216, 221
body effect, 4, 235	co-planar wave guides, 103
boundary conditions	Coulomb gauge, 53
derivation of, 61	CS stage, 8, 15
	current distribution
capacitance	perfectly conducting ground plane, 87
calculating, 66	related to inductance, 66
definition of, 65	resistive ground plane, 89
fringe, 28	thin conductors, 93
one dielectric media, first principle calculation, 68	current mirror, 20
simple calculation, 68	current sheet over ground plane
two dielectric media, first principle calculation, 70	first principle calculation, 82
capacitor	cylindrical symmetry, 2, 58, 74, 76, 85
circuit element, 67	-,
serial formula, 72	Delta gap source, 161
cascode, 21–22, 28, 31, 33	design examples, 4, 31, 122, 166, 234
active feedback, 33	design phase, 3
active recuback, 33	design phase, 5



Cambridge University Press 978-1-108-49845-6 — Fast Techniques for Integrated Circuit Design Mikael Sahrling Index <u>More Information</u>

Index

243

differential nonlinearity (DNL), 202	ideai inipuise sampning, 221
differential pair, 18	ideal sampling switch, 214
Dirac delta function	impressed current, 54
definition of, 213	impulse sampling, 215
distortion, 15, 17, 199, 202, 209	impulse sensitivity function, 187, 189
distributed effects, 102	inductance
	calculating, 73
effective number of bits (ENOB), 203	definition of, 65
effective radius	single straight wire, 74
using adjacent circular segments, 126 using area equivalence, 127	single wire over ground plane, first principle calculation, 79
using maximum length scale, 128	two straight wires, first principle calculation,
EFIE, 160	74
electric field integral equation see EFIE	inductors as circuit elements, 73
electrical length, 108–109, 116, 134	initialization phase
electromagnetism, ix, 50, 101	comparator, 35, 42
estimation analysis, 1	input impedance, 5–9, 23–25
estimation calculations, ix	input pair, 35, 39, 42, 45, 49
evaluation, 3	input stage
evaluation, 5	comparator, 8, 38, 40, 42, 45, 201
field energy, 63	Flash ADC, 207, 209
electrical, 63	input transistors see input pair
magnetic, 64	integral nonlinearity (INL), 202
•	integrated circuits, 4, 53, 56, 70, 101, 119, 122
fine tune, ix, 3, 191, 194, 207	
first principles, ix, 68, 85	inter symbol interference (ISI) see Jitter:inter symbol
five transistor amplifier, 31	interference
Flash ADC, 201, 206	interleaving adc, 203
foundry supplied inductor libraries, 104	inudctor model including
Fourier transform	parasitic capacitand and resistance, 135
sample and hold signal, 218	
track and hold signal, 218	jitter, ix, 3, 165–168, 170, 184, 203, 211, 224,
track phase, 217	226–231
Fourier transform, 212	jitter, 166, 230
full scale voltage, 38, 41	anti-correlated, 227
full wave approximation	correlated, 227
single frequency, 54	data-dependent, 166
	deterministic jitter, 166
Galerkin's method, 160	duty cycle distortion, 166
gate impedance, 6–7	Gaussian, rms, 166
gauge choice, 53	inter symbol interference, 166
gauge invariance, 52	periodic, 166
gauge potentials, 52-53, 94	random, 166
gauge symmetry, 53	uncorrelated, 229
Gauge theory, 52	uncorrelated bounded, 166
gauge transformation, 53	vs phasenoise, 167
Gauss' law, 62–63	
definition of, 239	KCL see Kirchoff's current law
Green's function	Kirchoff's current law, 5
1D, 58	
ground planes, 102	Laplace equation, 93
ground planes, 102	lateral skin effect, 97, 100, 137, 148
hand calculation see estimation analysis	LC-VCO, 149, 191
Helmholz equation, 56–60, 84	linearization techniques, 4
high frequency phenomena, 85	linearize, 2, 4–5, 21, 175
high speed integrated circuit	linewidth, 171
size of modern, 102	lithography, 102
	•
homogeneous equation, 56	load resistance, 25, 48



Cambridge University Press 978-1-108-49845-6 — Fast Techniques for Integrated Circuit Design Mikael Sahrling Index <u>More Information</u>

## 244 Index

long wavelength approximation, 55	pill box, 61 pi-models, 104
simulators, 152	pipeline converter, 201
loop equations, 26	PLL see phase locked loop
Lorenz gauge, 53	Poisson equation, 57, 58
	positive feedback, 38, 43, 184
machine learning, 104	potential field, 52, 152
magnetic charges, 52	power, 202
magnetic field integral equation see MFIE	printed circuit board (PCB), 102
Matrix equation, 160	propagation constant, 106
Maxwell's equations, 51, 66–68, 70, 73–74, 85 1D – solution, 56	propagation delay, 23
2D – solution, 58	Q - quality factor
3D – solution, 59	definition of, 138
external sources, 54	. 100
solutions, 56	rectangular cross section, 126
metal-insulator-metal capacitor see mim capacitor	regeneration phase
metastability, 38	comparator, 37, 42
method of images, 80	regularization theory, 104
method of moments, 159	reset, 35, 40–41, 45, 207
MFIE, 160	reset phase
Miller effect, 9, 27–28	comparator, 35
MIM capacitor, 119	reset switch, 207
MOM capacitor, 121	reset switches, 40, 45
multi-layer ground planes, 103	RF performance, 104
narrow-band applications, 8	sampling
negative resistor, 7–8, 16, 185	finite pulse width, 222
noise analysis, 31, 48	sampling rate, 41, 199–201
noise optimization, 45	saturation, 5, 16, 23, 27–28, 236
noise transfer, 20, 31–32, 41, 171, 219	scaling relationships, 42
nonlinear effects, 4	self-resonance, 134
nonlinear extension, 9, 29	shielding techniques, 1, 101
CD stage, 10	sigma-delta converter, 201
CS stage, 15	signal integrity, 103
nonideal sampling switch, 219	signal-to-noise and distortion ratio (SNDR), 202
Nyquist criterion, 199	signal-to-noise ratio
,	definition, 202
offset, 202	simple straight wire in free space, 74
Ohm's law, 93	simplification, 2
one turn inductor, 129	simulation, 12, 15, 46, 81, 125, 131–132, 134, 137
output conductance, 12, 14, 31	151–152, 161
•	simulators, 87, 151
Parseval's theorem, 168, 170	principles, 151
definition of, 239	single transistor gain stages, 4
partial inductance, 122-123	skin depth, 85
partial inductance of a wire stub pair, 122	small geometry CMOS, 23, 28, 87, 102, 121
PCB	SNR, 41, 166, 198, 200–203, 206, 208, 227–229,
connection to IC, 102	231
performance criteria	improvement using averaging, 200
adc, 202	S-parameters, 101, 109, 112–114, 116–117
PLL, 172	definition of, 109
permeability, 51	spurious-free dynamic range, 203
permittivity, 51, 55, 70, 72, 85, 102, 136, 139, 234	stability, 176
perturbation analysis, 4	feedback systems, 176
phase locked loop (PLL), ix, 171	Stoke's theorem, 61, 76–77
phase noise, 187	definition of, 240
phenomenological model, 135, 138	strong-arm comparator see comparator



Cambridge University Press 978-1-108-49845-6 — Fast Techniques for Integrated Circuit Design Mikael Sahrling Index More Information

substrate resistance, 136

substrate resistivity, 137, 234

Index

245

Successive Approximation Register (SAR), 202 surface charge, 63 surface current, 62 Taylor expansions see Taylor Series Taylor series, 10 third harmonic differential pair, 19 through-silicon-vias (TSV), 104 time domain, 25, 31, 42, 184, 189, 223 time evolution, 37 time-digital converter, 201 time-interleaved converters, 202 timescale/s, 27, 31, 35-36, 38, 40-43, 45, 48, 234 total harmonic distortion (THD), 202 track and hold, 216, 218 transconductance, 32 transfer function, 10, 15, 17, 25, 29, 171, 175-176, 178, 181-182 transition frequency, 6 transmission lines, 101 basic theory, 105

two-turn inductor, 129, 134, 137, 144 two-dimensional solution, 58 two-pole system, 9, 177 VCO active design, 193 frequency of oscillation, 184 performance criteria, 183 steady state amplitude, 185 tank design, 191 vector potential, 52, 56, 60, 66, 76-77, 83, 94, 123, 155, 161 verification, 3 vias, 103 voltage controlled oscillator see VCO voltage field see potential field voltage sampling theory, 211 Volterra series, 9 volume charge, 63 volume current, 61

two transistor stages, 18

wavelength, 53, 55, 57, 60, 68–69, 84–85, 88, 93–94, 101–102, 108–110, 117, 151–152, 159