

INDEX OF VHDL DESIGN ENTITIES

Add and subtract - Behavioral, 235 - Structural, 235	Gray-code counter 3-bit, 602 4-bit, 596	Prime plus one - Case implementation, 130 - Concurrent signal assignment implementation, 137 - Conditional signal assignment, 138 - Decimal with don't cares, 142 - Decimal, synthesized, 142 - Decoder implementation, 162 - If implementation, 136 - Matching case implementation, 135 - Multiplexer implementation, 170 - Selected signal assignment, 138 - Structural, 139 - Synthesized, 133 - Testbench, 144 - Testbench, go/no-go, 146
Adder Floating-point, 264	Huffman decoder, 446	Priority arbiter, 205 Programmable, 180
Adders 6-input, 285 - Behavioral, 229 - Carry look-ahead, 272 - CLA, modules for radix-4, 275 - CLA, radix-4, 274 - Full adder, 227 - Ripple-carry, 229	Huffman encoder, 443	Priority encoder - Arbiter and encoder, 179 - Behavioral implementation, 179
Arbiter Concurrent signal assignment implementation, 177	Interconnect - Bus, 523 - Crossbar, 2x2, 526	Processor 1 of 2, 422 2 of 2, 423 - ALU, 421
Combination lock - Control, 370 - Datapath, 369	Light flasher 1x Factor - Master, 379 - Timer, 380 2x Factor - Counter, 384 - Master, 383	RAM, 192
Complex, fixed-point multiplier, 292	Magnitude comparator - Behavioral, 183 - Iterative, 182	Representation converter - Fixed to floating-point, 296 - Floating to fixed-point, 297
Counter - By 3, 351 - Incrementing - Datapath, 346 - State table, 345 - UDL - Multiplexer implementation, 349 - Shared adder, 348 - Two adder, 347	Majority function, 52 Test script, 53	ROM - Array implementation, 188 - Case implementation, 187
D flip-flop, 319	Microcode FSM - Branch and store, 415, 416 - ROM and sequencer, 407 - ROM only, 399	Seven-segment decoder - Case implementation, 150 - Constant definitions, 149 - Inverse, 151
Decoder, 159 4 to 16, 163	Multiple-of-3 - Bit cell, 200 - Testbench, 202 - Top level, 201	Shift register - LRL, 354 - LSB only, 352 - Variable, 356
Divide-by-three FSM, 433	Multiplexer - Binary with case, 168 - Binary with decoder, 167 - Binary with select, 168 - Case implementation, 165 - Concurrent signal assignment implementation, 164 - Select implementation, 166	Shifter - Barrel, 184 - Left, 184
Divider, 243	Multiplier - Booth recoder, 280 - Booth top level, 279 - Floating-point, 261 - Unsigned 4-bit, 240	Thermometer detector Case implementation, 134
Encoder 16:4, 174 - Case implementation, 172 - Concurrent signal assignment implementation, 171 - Thermometer, 175	Pipeline register - Double buffer, 509 - Global stall, 507	
Equality comparator Three-way, 183		
FIFO synchronizer, 601		
FIR filter, 299		

Concurrent signal assignment implementation, 137	Tic-Tac-Toe, sequential, 440	Definitions, one-hot, 318
Matching case implementation, 135	Timer, 350	FSM, 317
Structural implementation, 141	Tomorrow	Test bench, 320
Testbench, 147	Days in month, 203	
Thermostat, 14	Next day of week, 203	Universal shifter/counter, 355
Tic-Tac-Toe, combinational	Top level, 204	
Empty, 211	Traffic-light controller	Vending machine
Select 3, 212	Factored	Combined, 366
Testbench, 213	Combiner, 390	Controller, 1 of 2, 361
Top level, 209	Light FSM, 391	Controller, 2 of 2, 362
Two-in-array, 210	Master, 389	Datapath, 363
Two-in-row, 211	Simple	Testbench, 364
	Definitions, 318	Top level, 360

SUBJECT INDEX

$\oplus$, 49	Radix-16, 278	Concatenation operator (&), 171
$\vee$, 43	Radix-4, 276	Concept development, 24
$\wedge$, 43	Radix-8, 278	Condition operator $??$, 200, 631
1's complement, 231	Bottleneck, 511	Consensus, 44
2's complement, 231	Boundary scan, 459	Constraint file, 195
	Branch	Static timing, 338
	Multi-way, 408	Contamination delay, 328
	Two-way, 404	Counter, 344
Absolute error, 250	Broadcast	UDL, 346
Absorption property, 44	Bus, 523	Cover, logic function, 115
Accelerated life test, 461	Bubble rule, 70	Coverage, 453
Accuracy, numerical, 251	Buffer, 6	Critical path, 91
Activity factor, 99	Bug tracking, 456	Crossbar, 524
Adder	Built-in self-test, 459	Allocator, 525
Carry look-ahead, 269	Bus, 522	Cube, representation, <i>see</i> Logic representations
Pipelined, 502	Arbiter, 522	
Ripple-carry, 228	Multiple destinations, 523	
Addition, 224	Split transaction, 524	
Fixed-point, 255	Bus notation, 157	
Floating-point, 260		
Address space, 541	Cache, 540	Data sheet, 193
Alignment, floating-point, 260	Direct-mapped, 542	Datapath, 344
Allocator	Eviction, 542	Vending machine, 360
Crossbar, 525	Fully-associative, 542	Day of year, representing, 10
AND, 43	Line size, 541	Decimal numbers, 221
Schematic, 49	Write policy, 543	Decoder, 157
Switch circuit, 58		SRAM, row, 533
VHDL, 51		Use in logic implementation, 161
Annihilation axiom, 43	CAD tools, 32	Delay
AOI, 72	CAM, 542	Contamination, 328
CMOS gate, 72	Capacitance, gate, 65	Gate, 82
Logical effort, 89	Carry look-ahead, <i>see</i> Look-ahead	Large load, 85
Sizing, 89	Change control, 24	Logic chain, 89
Arbiter, 173	Channels, 527	Optimizing, 92
Bus, 522	Checking models, 153	Propagation, 328
Look-ahead, 271	Circuit boards, 31	Wire, repeated, 96
Architecture body, 14	Clock, 307	Wire, unbuffered, 95
Arithmetic logic unit (ALU), 425	Clock domain, 592	With fan-out, 85
ASIC, 28	Clock gating, 99	DeMorgan's theorem, 44
Associative property, 44	CMOS gate, 69	Denormalized numbers, 258
	Color, subtractive representation of, 11	DES cracker
	Combination lock, 367	Partitioning, 475
Barrel shifter, 183	Combinational logic	Specification, 471
Behavioral VHDL, 132	Composition, 106	Timing, 489
Binary numbers, 221	Definition, 105	Design entity, 14, 51
Binary point, 252	Combining property, 44	Design process
Binary signal, 4	Commutative property, 44	CAD tool flow, 32
Binary-coded decimal numbers, 222	Comparator, 12, 180	General, 22
Boolean algebra, 43	Complementation property, 44	System, 467
Axioms, 43	Composition of subsystems, 12	Dimension-order routing, 527
Properties, 44	Compressor, 283	Direct instantiation, 143
Booth recoding, 276		Directed test, 455

- Distributive property, 44
- Divide by three FSM, 431
- Divide-and-conquer, 207
- Division, 240
- Double buffering, 507
- Drain, 64
- DRAM, 534
 - Access scheduling, 540
 - Access sequence, 534
 - Atom, 536
 - Interface, 534
 - Precharge, 535
 - Timing, 535
- Dual function, 46
- Earle latch, 567
- Encoder, 171
- Encoding
 - Binary-weighted, 10
 - Gray, 20
 - Thermometer, 10
- Energy dissipation, 98
- Entity declaration, 14
- EPROM, 189
- Equality comparison, 180
- Error, numerical
 - Absolute, 250
 - Relative, 251
- Escape pattern, 31
- Event flow, 488
- Exclusive OR, 51
- Exhaustive test, 454
- Exponent, 257
- Fan-in, 86
- Fanout, 85
- Fault model, 456
- Feasibility study, 26
- FIFO, 596
- Find first one (FF1), *see* Arbiter
- Finite State Machine (FSM), 307
 - Factoring, 375
 - Implementation, 313
 - VHDL, 316
- Fixed-function logic, 16
- Fixed-point numbers, 252
- Flip-flop
 - CMOS, 572
 - Contamination delay, 331
 - D, 307, 331
 - Derivation, 574
 - Hold time, 331
 - Implementation, 568
 - Propagation delay, 331
 - Pulsed, 578
 - RS, 306, 553
 - Setup time, 331
- Flits, 529
- Floating-point, 257
- Flow control, 386, 481
- Flow table, 552
- FO4, 85
- Formal verification, 455
- FPGA, 29
- Front end, analog, 16
- Full adder, 224
- Fundamental mode, 553
- Funnel shifter, 183
- Generate signal, 225
 - Look-ahead, 269
- Gradual underflow, 259
- Grant matrix, 525
- Gray-code, 596
- Grid, 30
- Half adder, 224
- Hardware, 16
- Hazards, combinational, 121
 - Dynamic, 122
 - Static-0, 121
 - Static-1, 121
- Head-of-line blocking, 539
- Hexadecimal, base-16, 222
- High impedance, 75
- Hold time
 - Calculating, 568, 570
 - Flip-flop, 331
 - Latch, 566, 571
 - SRAM, 533
- Hold-time violations, 331
- Homing sequence, 325
- Huffman decoder, 442
- Huffman encoder, 440
- Idempotence property, 44
- Identity axiom, 43
- Idioms of digital design, 195
- Illegal state, 580
 - Probability of entry, 584
- Implementation coverage, 454
- Implicant of a logic function, 110
- Implied one, 257, 267
- Instantiation, design entity, 130
- Instruction types, 410
 - Branch, 404
 - Store, 410
- Intellectual property, 195
- Interconnect, 521
 - Bus, *see* Bus
 - Crossbar, *see* Crossbar
 - Networks, 527
- Interface
 - Always-valid, 479
 - Isochronous, 486
 - Packetized, 483
- Partitioning, 482
- Periodically valid, 480
- Pull timing, 481
- Push timing, 481
- Ready-valid, 481
- Serial, 483
- Static, 479
- Inversion bubble, 49
- Inverter, *see* NOT
- Iterative circuit, 175
- JTAG, 459
- Karnaugh map, 113
 - Asynchronous, 555
- Latch, 566
 - Derivation, 572
 - Tri-state, 571
- Latency, 497
- Length, gate, 63
- Light flasher, 375
- Load balance, 511
- Locality, 541
- Logic diagram, 48
- Logic representations
 - Cube, 110
 - Incomplete, 117
 - Karnaugh map, 113
 - Normal form, 47, 109
 - Sum of products, 47
- Logical effort, 87
- Look-ahead, 176, 269
- LSB, 222
- Magnitude comparator, 181
 - Look-ahead, 271
- Majority function, 45
 - CMOS gate, 72
 - Schematic, 49
 - Switch network, 60
 - VHDL, 51
- Mantissa, 257
- Master FSM, 376
- Master-slave FSMs, 386
- Master-slave partitioning, 474
- Maxterm, 119
- Mealy state machine, 311
- Memory
 - Bank conflicts, 540
 - Banked, 536
 - Bit-sliced, 536
 - Hierarchy, 540
 - Interleaved, 537
 - Primitive, 532
- Metastability, 581
 - Convergence, 583
 - Demonstration, 585

- Microcoded FSM, 398
- Microinstruction, 400
- Minimum cycle time, 332
- Minterm, 47, 109
- Model-view-controller partitioning, 474
- Monotonic functions, 69
- Moore state machine, 311
- Moore’s law, 34
- MOS transistor
 - Current, 66
 - Electrical model, 65
 - Operation, 63
 - Speed, 67
 - Switch model, 62
- MSB, 222
- Multicast
 - Bus, 523
- Multiple-of-3 circuit, 199
- Multiplexer, 163
 - Binary-select, 166
 - Function implementation with, 170
 - SRAM, column, 533
 - Tri-state, 76, 163
- Multiplication, 237
 - Booth recoding, 276
 - Complex numbers, 290
 - Fixed-point, 255
 - Floating-point, 259
 - Wallace tree, 278
- Music player
 - Partitioning, 475
 - Specification, 472
 - Timing, 493
- NAND, 50
 - CMOS gate, 70
 - Logical effort, 87
 - Schematic, 50
 - Sizing, 87
- Negation axiom, 43
- Nested timing, 483
- NFET, 63
- Noise, 5
 - Accumulation, 6
 - Analog, 6
 - Restoration, 6
- Noise margin, 7
- NOR, 50
 - CMOS gate, 70
 - Logical effort, 88
 - Schematic, 50
 - Sizing, 88
- Normal form, *see* Logic representations
- Normalization, 257
- NOT, 43
 - CMOS gate, 70
 - Delay, 82
 - Energy, 98
 - Power, 99
 - Schematic, 49
 - Sizing, 83
 - Transfer curve, 66
 - VHDL, 51
- One-hot code, 157
- One-hot decoder, 157
- Opcode, 408
- OR, 43
 - Schematic, 49
 - Switch circuit, 59
 - VHDL, 51
- Oscillation, asynchronous, 553
- Overflow, 230
 - 2’s complement, 232, 233
- Package, 14
- Package declaration, 149
- Packet, 521
- Packetization, 484
- Parasitic capacitance, 93
- Partial product, 237
- Partitioning
 - Control and data, 356
 - System, 473
- Pass/fail simulation, 147
- Patch, microcode, 398
- Perfect induction, 44
- PFET, 63
- Pipeline, 386, 497
 - Adder, 502
 - Double buffered, 507
 - Examples, 500
 - FIFO buffering, 512
 - Stalls, 505
- Pipeline partitioning, 474
- PLA (programmable logic array), 192
- Pong
 - Partitioning, 474
 - Specification, 468
 - Timing, 489
- Port
 - SRAM, 533
- Power
 - Dynamic, 99
 - Scaling, 100
 - Static, 99
- Power gating, 99
- Precision, numerical, 251
- Predecoder, 160
- Prime implicant, 111
 - Essential, 112
- Priority arbiter, 205
- Priority encoder, 177
- Processor, 16, 420
- Product implementation plan, 26
- Product-of-sums
 - implementation, 119
- Program counter, 404
- PROM, 189
- Propagate signal, 225
 - Look-ahead, 269
- Propagation delay, 328
 - SRAM, 533
- Pulldown network, 69
- Pullup network, 70
- Qualified expression, 347
- Quantized representation, 9
- Race, asynchronous, 551, 558
 - Critical, 558
- RAM (random access memory), 189
- Random test, 455
- Range
 - Fixed-point, 253
 - Floating-point, 258
- Register, 313
- Regression testing, 27
- Relative error, 251
- Repeater, 96
- Representation function, 250
- Resistance, source, 65
- Resolution, 251
 - Fixed-point, 253
 - Floating-point, 257
- Resource partitioning, 474
- Risks, 25
- ROM (read-only memory), 184
 - Function implementation with, 185
- Rounding, 251
- Router, 527
- Scaled numbers, 254
- Scaling, transistor, 34
- Scan chain, 458
- SDDR3, 536
- Sensitivity list, 132
- Sequencer, microcode, 402
- Sequential circuits, 305
 - Asynchronous, 551
 - Synchronous, 307
- Serialization, 483
- Setup time
 - Calculating, 568, 570
 - Flip-flop, 331
 - Latch, 566, 571
 - SRAM, 533
- Setup-time violations, 331
- Seven-segment decoder, 126, 148
 - Inverse, 152
- Shift register, 352
- Shifters, 183
- Shmoo plot, 461

- Sign extension, 236
- Sign-magnitude numbers, 230
- Signal replication, 165
- Signaling
 - Analog, 5
 - Binary, 4
 - Multi-bit, 9
- Signed numbers, 230
- Simulation, VHDL, 33, 143
- Sizing, logic gates, 86
- Skew, clock, 334
- Slack, timing, 333
- Slice, 168
- Software, 16, 427
- SOS detection FSM, 432
- Source, 64
- Spatial locality, 541
- Specification, 22
 - System, 468
- Specification coverage, 453
- Speculation, 491
- SRAM, 532
 - Timing, 533
- Stable state, 553
- Stall, *see* Pipeline
- Standard-cell, 28
- State, 306
- State assignment, 312
 - Binary, 312
 - One-hot, 312
- State diagram, 308
- State equivalence, 573
- State register, 313
- State table, 308
- Straw-man specification, 23
- Structural VHDL, 132
- Stuck-at fault, 456
- Subroutines, 414
- Subtractor, 234
- Subtype, 188
- Sum of products, *see* Logic representations
- Switch circuit, 58
- Symmetric functions, 72
- Synchronization failure, 580
- Synchronizer, 592
 - Brute-force, 593
 - FIFO, 596
 - Sequence, 593
 - State, 593
- Synthesis, VHDL, 13, 132
- System specification, 468
- System timing, 479
- Temporal locality, 541
- Test patterns, 145
- Test plan, 27
- Test suite, 453
- Test vector, 457
- Testbench, 143
- Thermometer encoding, *see* Encoding
- Throughput, 497
- Tic-Tac-Toe, 207
 - Sequential, 439
- Timer, 349
- Timing analysis tools, 337
- Timing diagram, 306
- Timing table, 487
- Timing, interface, *see* Interface, 479
- Toggle circuit, 554
- Tomorrow circuit, 201
- Topology, interconnect, 527
- Total path effort, 92
- Tournament arbiter, 205
- Traffic-light controller
 - Factored, 382
 - Unfactored, 309
- Trajectory map, 555
- Transfer curve, DC, 7
- Transient state, 553, 555
- Transistor, *see* MOS transistor
- Tri-state circuits, 75
- Truncation, 251
- Truth table, 43, 107
- Type conversion, 144
- Unit test, 27
- Unsigned numbers, 230
- Use clause, 14, 54
- V_0 , 4
- V_1 , 4
- V_{IH} , 4
- V_{IL} , 4
- V_{max} , 4
- V_{min} , 4
- V_{NMH} , 7
- V_{NML} , 7
- V_{OH} , 4
- V_{OL} , 4
- Value function, 250
- Vending-machine FSM, 357
- Verification, 27, 453
- Verilog, 13
- VHDL, 13
- VHDL “don’t care” value (‘ - ’), 134, 645
- VHDL aggregate, 378
- VHDL architecture body, 131, 628
- VHDL architecture declarative part, 629
- VHDL architecture statement part, 629
- VHDL array aggregate, 162, 165, 630
- VHDL attributes, 638
- VHDL bit string literal, 131, 625
- VHDL boolean expressions, 51
- VHDL case statement, 131, 644
- VHDL component declaration, 52, 629
- VHDL component instantiation, 132, 634
- VHDL compound delimiter
 - << (double less than, external name), 321, 362
 - >> (double greater than, external name), 321, 362
 - = (constant initialization), 629
 - = (variable assignment), 646
 - <= (signal assignment), 15, 51, 632
 - => (arrow, inside a case statement), 131, 645
 - => (arrow, inside array aggregate), 165, 630
 - => (arrow, inside named association), 132, 635
- VHDL concurrent signal assignment statement, 632
- VHDL concurrent statement, 136
- VHDL conditional signal assignment, 138, 632
- VHDL configuration declaration, 140
- VHDL delimiter
 - | (choice delimiter), 131, 633
 - ' (attribute name), 638
 - ' (qualified expression), 316, 627
 - . (period, external name), 321, 362
 - . (period, record element access), 378, 627
 - : (colon, component instantiation), 132, 634
 - : (colon, external name), 321, 362
 - : (colon, port declaration), 131
 - : (colon, signal declaration), 52
 - ; semicolon, 15, 51
- VHDL design entity, 129
- VHDL direct instantiation, 635
- VHDL entity declaration, 130, 628
- VHDL external names, 362
- VHDL external path name, 321
- VHDL frequently used textbook components
 - AddSub (add/subtract unit), 234
 - Arb (fixed priority arbiter), 176
 - Dec (n to m decoder), 158
 - EqComp (equality comparator), 181
 - FullAdder (full adder), 226
 - MagComp (magnitude comparator), 182
 - Mux3 ($3 \rightarrow 1$ one-hot select multiplexer), 164
 - Muxb3 ($3 \rightarrow 1$ binary-select multiplexer), 166
 - RAM (read-write memory), 191
 - RArb (reversed fixed priority arbiter), 176
 - ROM (read-only memory), 187
 - sDFF (flip-flop, single-bit), 318

- vDFF (flip-flop, multi-bit), 318
- vDFFE (flip-flop with enable, multi-bit), 414
- VHDL generic constant, 158
- VHDL if statement, 136
- VHDL index range, 625
- VHDL integer type, 145, 624
- VHDL keywords
 - all (sensitivity list), 643
 - all (use clause), 14
 - and, 51
 - architecture, 14, 15, 628, 629
 - array, 188, 626
 - attribute, 189, 638
 - begin (architecture body), 15, 52, 629
 - begin (process statement), 646
 - buffer, 131, 628, 647
 - case, 131, 644
 - case?, 134, 644
 - component, 52, 53, 139, 149, 629
 - configuration (component instantiation), 147, 634
 - configuration (configuration declaration), 140
 - constant, 149, 629
 - downto, 15, 625
 - else, 14, 15, 138, 632
 - elsif, 136, 644
 - end, 14
 - entity, 14, 52, 130, 628, 634
 - file, 188
 - for, 53, 188
 - function, 188
 - generic (generic parameter), 158, 628, 629
 - generic map (component instantiation), 159, 634
 - if, 136, 644
 - impure, 188
 - in, 14, 131, 628
 - inout, 131, 628
 - is, 14, 52, 130, 131, 628
 - library, 14, 627
 - loop, 53
 - map, 53, 634
 - mod, 200
 - not, 51
 - of, 14, 628
 - or, 51
 - others (use in aggregate), 165
 - others (use in case statement), 131, 645
 - others (use in selected signal assignment), 137, 633
 - out, 15, 131, 628
 - package, 149
 - port, 14, 130, 628, 629
 - port map, 53, 132, 634
 - process, 52, 53, 130, 132, 642
 - record, 378, 627
 - report, 53, 144, 145
 - return, 188
 - select, 137, 138, 633
 - signal, 52, 629
 - sll (shift left logical), 159
 - srl (shift right logical), 159
 - subtype, 150, 188
 - then, 136, 644
 - to, 53, 625
 - type, 188
 - use, 14, 627
 - variable, 188, 646, 647
 - wait, 53
 - when (case statement), 131, 644
 - when (conditional signal assignment), 15, 632
 - when (selected signal assignment), 137, 633
 - with, 137, 138, 633
 - xor, 51
- VHDL matching case statement, 134, 644
- VHDL named association, 132, 635
- VHDL operators, 631
 - + (add), 228, 630
 - (subtract), 234, 630
 - > (greater than), 14
 - ? ? (condition operator), 200, 631
 - ** (exponentiation), 630
 - * (multiplication), 630
 - /= (inequality), 147, 630
 - / (division), 630
 - & (concatenation), 145, 630
 - not, 630
 - and, 51
 - mod (modulo), 200
 - not, 51
 - or, 51
 - xor, 51
- VHDL positional association, 132, 635
- VHDL predefined attributes, 638
- VHDL qualified expression, 316, 627
- VHDL record type, 617, 626
- VHDL resolution function, 636
- VHDL selected signal assignment, 137, 633
- VHDL sensitivity list, 143, 641
- VHDL signal declaration, 52, 629
- VHDL slice, 162, 629
- VHDL standard functions
 - conv_std_logic_vector, 351
 - falling_edge, 652
 - or_reduce, 173
 - rising_edge, 320, 647, 652
 - shift_left, 159
 - shift_right, 236
 - std.env.stop, 54, 144, 321
 - to_hstring, 145
 - to_integer, 144, 188
 - to_ostring, 145
 - to_string, 53, 144, 145
 - to_unsigned, 144
- VHDL standard libraries
 - ieee.numeric_std, 144
 - ieee.std_logic_1164, 14
 - ieee.std_logic_textio, 188
 - ieee.std_logic_unsigned, 53
 - std.env, 320
 - std.textio, 188
 - work, 143
- VHDL standard types
 - boolean, 624
 - enumeration, 626
 - integer, 624
 - record, 378
 - std_logic, 14, 51, 624
 - std_logic_vector, 14, 625
- VHDL structural description, 138, 634
- VHDL variable, 646
- VHDL pragma translate_off, 52
- Virtual channels, 529
- Wallace tree, 278
- Weighted number representation, 221
- Width, gate, 63
- Wires, 94
- Write buffer, 544
- X
 - Input, 110
 - Output, 117
- XNOR, 180
- XOR, 49
 - CMOS gate, 73
 - Schematic, 49
 - Switch circuit, 61
- z state, 75