

Index

Page numbers in **bold** refer to figures.

- actuation direction (NML), **269**
- alloy disorder, 134–135, **135**
- aluminum oxide 4T relay structure, 275
- ambipolar operation (TFET), 25–26
- applications
 - HEMT, 15, 17
 - interconnect, 407
 - memory device, 23–24
 - telecommunication, 17, 20
- area scaling, *see also* density scaling, scaling potential
- artificial neural networks, **229**, 229–230
- artificial nucleation centers (ANC), 322–323, **323**
- avalanching, 24
- band edge
 - and tails, **132**, 132
 - roughness, 153–154, **155**
 - TFET, 82–86, **84**, 89, 104–105
- band gap
 - 2D crystals, 157–159, **160**
 - and traps, 131–132
 - GNR TFET, **153**, 153–154
 - minimum effective TFET, 83, 122–123, **123**
- band tails
 - impediment to TFET performance, **132**, 132
 - of electrons, 144
- band-to-band tunneling
 - and heterojunctions, 125–126, **126**
 - CNT and GNR, 146–148, **147**, **148**
 - HEMT, 16–17
 - TFET, 91–92, 102, 386
 - to overcome CMOS thermal problems, 56
- barrier height
 - and CMOS energy dissipation, 56
 - and electromechanical relays, 264
 - for current control, 117
 - graphene interlayer tunneling transistor, 167–168, **169**
 - MSD, 27–29
 - TFET, 80–82, 106–107
- benchmarking
 - CMOS alternatives, **48**, 48–51
 - evaluation metrics, **47**, 47–48
 - GAA, **28**, 39
 - NML, 325, **326**
 - UTB, 39
- bias
 - dependence of current on, **117**, 117
 - nanometer electromechanical relays, **283**
 - SymFET, **165**
 - TFET, 89–90, 104
 - UTB, 126
- bilayer pseudospin field effect transistor (BISFET)
 - circuit parameters, 180–181, **197**, 197–202, **199**, **200**, **202**
 - device design, 178–180, 191–197, **192**, **195**
 - essential physics, **176**, 176
 - in 2D crystals, 166–168, **167**, **168**
 - operating principles, 175–176
 - physics of, 182–191, **184**, **186**, **187**, **188**, **190**
 - technology challenges, 181–182, 202–204
- bilayer pseudospin junction (BIS junction), 179–180, 191–194, **192**, **195**
- bilayer TFET gate efficiency, 110–112
- bipolar junction transistors (BJTs), 117
- BISFET, *see* bilayer pseudospin field effect transistor
- body-factor, 59
- Boltzmann factor, 57–58, **167**
- Boltzmann’s Tyranny, 56
- broken-gap band alignment, 125–126, **126**
- bulk material parameters (Kane–Sze on-current), 119–121
- cantilever relay design, 269–270
- capacitance
 - BISFET, 199–200
 - definition, 61
 - electric charge-based technologies, **389**
 - ferroelectric-dielectric gate stacks, 21
 - mathematical definition, 60
 - negative, 56–73
 - quantum, 107–108, 110
 - TFET, 25–26
- capillary force (4T relay structure), **271**, 271–277

- carbon nanotube (CNT)
 - and graphene nanoribbons, 146–155
 - and PET performance, 257–260, **259**
 - interconnect architecture, 385–391, **386**
 - low-voltage systems, **152**
 - phonons, **154**
- cellular nonlinear network (CNN), 370–371, **371**
- channel length
 - short, 112, 386
 - SITE, 400, **401**
- chemical vapor deposition (CVD)
 - 2D crystals, 171
 - metal-organic, 17
- chip composition, **4**
- circuit design, *see* design
- circuit parameters
 - CMOS-like relay design, **287**, 287–289, **288**
 - digital, 5–6
 - nanometer electromechanical relay design for, **281**, 281–283, **282**, **283**
 - NML, 327–330, **329**
 - of generic CMOS transistor, 6
 - spin wave logic, **366**, 366–372, **368**, **369**, **371**, **372**
- clamped-beam relay design, 269–270
- clocking
 - domain wall clocking, **319**
 - NML, **313**, 313–319, **316**, **319**, 324–325
 - power supply voltages, 180–199, **199**
- CMOS, *see* complementary metal oxide semiconductor
- CNT, *see* carbon nanotube
- commercial chip subthreshold operation, 11–12
- compact circuit models, 194–197, **195**
- complementary metal oxide semiconductor (CMOS), *see also* oxides, metal-oxide semiconductor
 - field effect transistor
 - and BISFET, 175, 181
 - and spin wave logic, **373**, 373–376, **375**
 - and STMG, 354–357, **356**
 - design, 117–118
 - hybrid relay systems, 270–271
 - interconnect architecture, 401–407, **403**, **405**, **406**
 - PET comparison, 236–237
- complementary relay inverter circuit, **286**, 286
- computing systems, *see also* information
 - holographic, 370–372, **372**
 - NML, 317–321, **318**, **319**
 - spin wave logic, 360–361
- conductance, *see also* electrostatic efficiency
 - 2D crystals, **169**
 - as proportional to tunneling joint density of states, 84
 - ionic liquid gated transistor, 224, **225**
 - VO₂, **213**, 216
 - ways to increase in TFET, 106–107, 112
- contact electrode element, 272–275, **273**
- contact surface coating element, 276–277
- cost scaling
 - fabrication, 47–48, 50
 - GaN, 19–20
 - HEMT, 17
- Coulomb attraction, 166, 176, 181–182, 184, 186
- coupling
 - magnetic, **307**, **308**
 - PET, 247–251, **250**
 - spin relaxation mechanisms, 395
 - spin wave logic, 367–368
- covalent bond (traditional semiconductor), 145
- critical current, *see also* current
 - BISFET, 182
 - definition, 188–190, **190**
- crystal
 - 2D, 145–146, 160–161, 166–168, 170–171
 - single, 240–241
- Curie temperature, 63, 71–73
- current, *see also* critical current
 - dependence on bias, **117**, 117
 - E-MIT jump, 224–225, **225**, 228
 - tunneling, **156**, 156–159, **158**
- delay
 - CMOS technology, 382–384
 - target, 5–6
- Dennard scaling, 3
- density of states (DOS)
 - 2D crystals, 171
 - and band tailing, **132**, 132, 144
 - TFET, **105**, 105
- density scaling (benchmarking), *see also* scaling
 - potential 47–48, 51
- design
 - balance between performance and energy needed, 3
 - for CMOS energy efficiency, **8**, 8–11, **10**
 - multi-gate relay, 289, **290**
 - nanometer electromechanical relays, 267–270, **268**, **269**
 - NDR, **188**, 190–191
 - relay combinational logic circuit, 286–292, **288**, **291**
 - TFET, 25–27, **26**, 79–113
- device principles
 - ECD, **22**, 22
 - ferroelectric-dielectric gate stacks, **20**, 21
 - gallium nitride, 16–18
 - HEMT, 16
 - impact ionization transistors, **23**, 24
 - MEMS, **30**
 - MSD, **27**
 - PET, 252–257, **254**, **255**, **256**
 - TFET, **25**, 25
- DG, *see* double-gate structure
- dielectric constant, 239, 241
- dielectric requirements
 - BISFET, 178–179, 181–182, 184, 191, 202–204
 - EPD, 319

- differential capacitance, *see* capacitance
 dimensional scaling, *see also* density scaling, scaling potential 7–8, 10
 dimples (nanometer electromechanical relay scaling), 293
 Dirac point, 196–197
 doping
 and materials trade-off, 121–126, **122**, **123**, **125**, **126**
 BISFET, 203
 gallium arsenide, 396–397, **397**
 GNR TFET, **151**
 silicon, **396**, 396
 SITE, 399–400, **400**
 SymFET, 164
 TFET, 86, 113, 126–127
 double-gate structure (DG), 127, **130**
 drag-counterflow negative differential resistance design, **188**, 190–191
 drain induced barrier lowering (DIBL), 17
 dual-source/drain relay, **289**, 289
- easy-axis clocking, 324–325
 ECD, *see* electrochemical devices
 electrically-induced metal-insulator transistor (E-MIT)
 artificial neural networks, **229**, 229–230
 VO₂ FET material, 224–225, **225**
 electrochemical devices (ECD)
 CMOS transistor alternative, **22–23**
 scaling potential, 40–41, **41**
 electromechanical PET circuit model, 249, **250**
 electron
 2D crystal tunneling, **160**
 TFET tunneling, **25**
 VO₂ configuration, 213–217, **215**
 electronic device principles, *see* device principles
 electrostatic discharge surge protection (ESD), 228
 electrostatic efficiency, *see also* conductance geometry considerations for, 126–131, **127**, **129**, **130**
 GNR TFET, 161
 nanometer electromechanical relay design for, **278**, 278–280, **280**
 TFET, **111–112**, 136–137
 E-MIT, *see* electrically-induced metal-insulator transistor
 energy
 2DEG, 73
 BISFET, 166, **168**
 CMOS interconnect, **405**
 in generic digital circuit, 4–6
 in TFET, 82–83, 90–92
 landscape of ferroelectrical material, **59**, 59–60, **63**, 63–65
 spintronic interconnect, 403, **405**
 SymFET, 165
 energy dissipation, *see* leakage energy
 energy efficiency
 CMOS technology threshold, **11**, 11–12
 design techniques for, **8**, 8–11, **10**
 parallelism, 9–11, **10**
 enhanced permeability dielectrics (EPD), 319
 EPD, *see* enhanced permeability dielectrics
 excitons, *see also* hole eigenstates
 BISFET, 166, 175–178
 condensate formation, 176–178, 182–187, **184**, **186**, **187**
 physics of, 182
 extremely thin SOI (ETSOI), 155, **156**
- fabrication
 complexity, 47–48, 50–51
 PET issues, **256**, 256–257
 Fermi functions, 89–90
 Fermi–Dirac distribution, 144, **148**, 149, **164**
 ferroelectric material
 and negative capacitance, **59**, 59–60, **60**
 are also piezoelectric, 73
 temperature dependence of, **62**, **63**, 71–73
 ferroelectric-dielectric capacitor network, 61–62, **62**
 ferroelectric-dielectric gate stacks, **20–22**
 field effect transistors (FET)
 and PET, 243, 257–260, **259**
 enhancement-mode, 126–127, 128–131, **129**, **130**
 interconnect architecture, 385–391
 ionic liquid VO₂, 222–224, **224**, **225**
 negative capacitance, 70–71
 using phase transitions, **217**, 217–224, **221**, **224**, **225**
 VO₂ with phase transitions, 217–229
 field programmable gate array technology (FPGA), 23
 field-coupled computing, *see* nanomagnetic logic
 field-tunable energy gap, 160
 Fock exchange corrections, 184, 187
 full adder structure
 and CMOS, 375–376, **373**
 NML, 325–327, **326**, **327**, 335, 348–349, **349**, **351**, 351
 spin wave logic, 368
- GAA, *see* gate-all-around structures
 gallium arsenide
 interconnect architecture, 401–403, **403**, 406
 SITE, 399–400
 spin relaxation mechanisms, 396–397, **397**
 gallium nitride (GaN)
 CMOS transistor alternative, 17–20, **18**, **19**
 scaling potential, 39–40
 GaN, *see* gallium nitride
 gate efficiency
 BISFET, 179–180
 TFET performance, **102**, 102, 107–112

- gate mechanism
 - BISFET, 185, **186**, 193–194
 - DG, **127**, **130**
 - ferroelectric-dielectric stacks, 20–22
 - NML, **309**, **311**
- gate-all-around structures (GAA)
 - anatomically thin body transistors, 155, **156**
 - benchmarking, **28**, 39
 - inversion and enhancement mode, 127, **130**
 - scaling potential, **44**, 44–45
 - TFET, 387
- gate-induced drain leakage (GIDL), 25
- Gauss' law, 61
- geometry
 - BISFET, 203
 - electromechanical relays, **269**
 - GNR TFET, 150–152, **151**
 - PET resistance measurement, 253–255, **254**
 - STMG, 337–338
 - TFET tunneling junction, **87**, 87–90, 100–101
 - VO₂, **213**, 213–234
- GIG, *see* graphene-insulator-graphene heterostructures
- GNR, *see* graphene nanoribbon channels
- graded junctions, 112
- graphene nanoribbon channels (GNR)
 - 2D crystals, **160**, **162**
 - band edge roughness, 154, **155**
 - BISFET, 166–168, **167**, **168**
 - high on-current, 122
 - in thin body transistors, 155, **156**
 - interconnect architecture, 385–386, **386**
 - interlayer tunneling, **163**, 163
 - SymFET, **164**, **165**, 169
 - TFET, 146–155
- graphene-insulator-graphene heterostructures (GIG), **163**, 163
- hard-axis clocking, **313**, 313–317, **316**
- HEMT, *see* high electron mobility transistor
- heterojunction
 - 2D crystals, 160–161, **161**
 - TFET, 92, 125–126, **126**, 386
- heterojunction bipolar transistors (HBTs), 117
- heterostructures
 - GIG, 163, **164**
 - PZT-STO, **62**, **65**, 65–69, **67**
- high electron mobility transistor (HEMT)
 - barrier lowering, 117
 - CMOS transistor alternative, 14–17, **15**
 - gallium nitride devices as spontaneous, 16–18
 - scaling potential, 39
- history
 - ECD, 22
 - ferroelectric-dielectric gate stacks, 20–21
 - gallium nitride, 17
 - impact ionization transistors, 23
 - MSD, 27
 - relay, 29
 - TFET, 24–25
- hole eigenstates, **105**, 105 *see also* excitons
- holographic computing, 370–372, **372**
- hysteresis
 - ferroelectric-dielectric gate stacks, 21–22, 63–65
 - MEMS, 30
 - nanometer electromechanical relays, **285**
 - NML, 311–312, **312**
- IMOS, *see* Impact Ionization transistors
- Impact Ionization transistors (IMOS)
 - CMOS transistor alternative, **23–24**, 56
 - scaling potential, **41**
 - SS, 58
- information
 - storage, 303
 - transmission, 360–361, *see also* computing systems
- in-plane magnetization, 336–338, 342–346, **343**, **346**
- in-plane tunneling transport, 183
- insulating dielectric element, 275
- interconnect architecture
 - background, 381–382
 - electric charge-based technologies, **386**, **388**, **389**
 - resistance problem, 382–384, **385**
 - routing problem, 382
 - SITE, 398–400, **399**, **400**, **401**
 - spin circuits, 391–395, **392**, **394**
 - spintronic devices, 401–407, **403**, **405**, **406**
- interface roughness, 132–133, **133**
- interlayer density matrix (BISFET), 188
- International Technology Roadmap for Semiconductors (ITRS)
 - benchmarking, 39
 - routing, 382, **384**
- inversion-mode TFET design, 126–127, **127**
- inverter
 - BISFET, **200**
 - spin wave logic, 366
 - STMG, **347**, 347
- I-ON/OFF
 - benchmarking metric, **47**, 47–48
 - GNR TFET, 148–150, **150**, 160, **162**
 - TFET, 135–136, 153–154
 - types of, 119–129, **120**, **122**, **123**
- joint density of states, 83–86, 97–98, 106
- junction field effect transistors (JFETs), 14, 117
- junctionless accumulation mode devices (JAM)
 - benchmarking, 39
 - scaling potential, **45**, 45–46
- Kane–Sze on-current, 119–129, **119**, **120**, **123**
- Kirchhoff's law, 61
- Landau–Khalatnikov equation (LK), 61
- Landau–Lifshitz–Gilbert equation, 340

- layers
 - 2D crystal structure, 145–146
 - bilayer TFET gate efficiency, 110–112
 - BISFET, 192
 - GNR tunneling, 163, **164**
- lead zirconate titanate (PZT), **62, 65, 65–69, 67**
- leakage energy
 - and electromechanical relays, 264
 - CMOS transistor, 4–6, 8, 56
 - design techniques to stop, **8, 8–11, 10**
 - GaN, 19
 - HEMT, 16
 - NML, 303
- logic circuit
 - BISFET, **197, 197–202, 199, 200, 202**
 - gate requirements, 393
 - PET, **247, 247**
 - relay combinational, 286–292
- low voltage, *see also* magneto-electric cell
 - nanometer electromechanical relay design for, 283–285, **284, 285**
 - TFET design, 79–113
- low-power switch (TFET), 144–145
- magnetic computing, *see* nanomagnetic logic
- magnetic cross junctions, 362–363
- magnetic force microscopy (MFM), **305**
- magnetic quantum-dot cellular automata, *see* nanomagnetic logic
- magnetic random access memory (MRAM), 335
- magnetic tunnel junction (MTJ), 393
- magneto-electric cell (ME), 364–366, **366, 369–375, 371, 372, 375**, *see also* low voltage
- magnetoelectrical interface (MEI), 320–321
- magnonic circuits, 359, **366, 366–369, 368, 369, 374–375, 375**
- majority gate, *see also* phase-based devices
 - magnetic, **309, 311, 335–357**
 - spin wave logic, 361–362, **362**
- material, *see also* oxides, crystal
 - alloy disorder, 134–135, **135**
 - and doping trade-off, 121–126, **122, 123, 125, 126**
 - electron correlated, 211–217
 - ionic liquids, 222–224, **224, 225**
 - nanometer electromechanical relay, **270, 270–278, 271, 273**
 - PET, 252–257, **254, 255**
 - sapphire, 220–221, **221**
 - tungsten, 274
- Maxwell–Boltzmann approximation, 144
- Maxwell–Wagner mechanism (MW), 70
- memory device applications, 23–24
- MEMS, *see* Microelectromechanical systems
- Metal Source Drain (MSD) devices.
 - CMOS transistor alternative, **27, 28**
 - scaling potential, 42–43
- metal-insulator transition (VO_2), **213, 215, 217–234**
- metal-organic chemical vapor deposition (MOCVD), 17
- metal–oxide–semiconductor field effect transistor (MOSFET), *see also* oxides, complementary metal oxide semiconductor
 - anatomically thin body transistors, 155, **156**
 - and BISFET, 166, 181–182
 - and electromechanical relays, 267–269, **268**
 - and Mott FET, 218–219
 - benchmarking, 51
 - compared to CNT TFET, **152**
 - ferroelectric-dielectric gate stacks, 60
 - gate placement, 127
 - history, **15, 15, 17**
 - MSDs outperform, 29
 - subthreshold swing, 117–118
 - TFET design looks like, 119
 - variability, 135
- micro-antennas (spin wave), 362–364, **364, 366, 366**
- microelectromechanical systems (MEMS)
 - CMOS hybrid relay systems, 270–271
 - CMOS transistor alternative, **27, 29–31, 30**
- modulation
 - and electromechanical relays, 264
 - ionic liquid gated transistor, 224, **225**
 - PET, 238
- Moore’s Law, 14, 48, 137, 381
- morphotropic phase boundary (MPB), **240**
- Mott FET
 - in phase transitions, 231
 - properties of, **217, 217–220**
- MSD, *see* Metal Source Drain devices
- multi-gate relay design, **291, 290**
- NAND circuit (BISFET), 200, **202**
- nano-electro mechanical switches (NEM)
 - SS, 58
 - to overcome CMOS thermal problems, 56
- nanomagnetic logic (NML), *see also* spin wave
 - logic, spin torque majority gate
 - circuit parameters, 327–330, **329**
 - clocking, **313, 315, 313–317**
 - computing systems, 317–321, **318, 319**
 - coupled magnet behavior, **307, 308**
 - definition and background, 301–303, **302**
 - examples of, 325–327, **327, 328**
 - in perpendicular media, 321–325, **323, 323, 326**
 - nanomagnet wire engineering, **309, 309, 311**
 - ordering errors, 311–313, **312, 313**
 - single-domain, 304–305, **305**
 - SITE, 398–400, **399, 400, 401**
- nanometer electromechanical relays
 - background of, 263–264, **264**
 - combinational logic circuits, 286–292
 - design optimization for digital logic, 278–285

- nanometer electromechanical relays (cont.)
 process technology, **270**, 270–278, **271**, **273**, **277**
 scaling potential, 292–294, **293**
 structure and operation, 264–270, **265**, **268**, **269**
- NDR, *see* negative differential resistance
- negative capacitance
 definition, 61
 extending CMOs with, 56–73
 ferroelectric-dielectric gate stacks, **40**, 40
- negative differential resistance (NDR)
 BISFET, 178, 179–180, 187–191, **188**, **190**
 GIG, 163, **164**
- NEMO5 software, 132–133, **133**, 135
- neuristor, 228, **229**
- NML, *see* nanomagnetic logic
- noise, **346**, 346
- nonequilibrium Green's function (NEGF), 131–132, 149
- n-type device compatibility, **196**, *see also* p-type device compatibility
- on-current
 Kane/Sze, 119–129, **119**, **120**, **123**
 TFET, 135–136
- operating principles
 BISFET, 175–176
 NML, 301–303, **302**
 PET, 252–257, **254**, **255**, **256**
- operating voltage
 GaN, 18–19, **19**
 HEMT, **16**
 relays, 30–31
 TFET, 102–104
- ordering (nanomagnetic)
 clocking, **313**, 313–317, **315**
 engineering, **309**, **311**
 errors, 311–313, **312**, **313**
- oscillator circuits
 artificial neural networks, 230
 fabrication, 227
 spin wave logic, 361
- out-of-plane magnetization, 346–349, **347**, **349**, **350**, **351**, **355**
- overdrive voltage (TFET), **102**, 102–104, 108–109
- oxides, *see also* metal-oxide semiconductor field effect transistor, material, complementary metal oxide semiconductor
 aluminum, 275
 in VO₂ FET material, 221–222
 titanium, 276–277
- parallel plate capacitor, 264–267
- parallelism, 9–11, **10**, **11**
- parasites (PET), 251–252, **252**
- pass-gate logic
 CMOS-like relay design, **288**, 288
 MEMS, **30**
- Pauli Exclusion Principle, 176
- performance
 future interconnects, 406–407
 PET, 257–260, **259**
 STMG, 354–357, **356**
 TFET, **102**, 104, 107–112, 113, **127**, 131–137, **133**, **135**
 trade-off, 3–8
- permittivity (BISFET), 186, **187**
- perpendicular anisotropy, 321–325, **323**, **326**
- PET, *see* piezo-electronic transistor
- phase transition (VO₂), 213–217, **215**
- phase-based devices, 364–366, **366** *see also* majority gate
- phonons
 CNT TFET, **154**
 impediment to TFET performance, 132, **133**
 silicon, 395–396, **396**
- physical vapor deposition (PVD), 274
- piezoelectric material (PE)
 fabrication issues, **256**, 256–257
 ferroelectric materials are also, 73
 in PET operations, **238**, 238–240, **239**
- piezo-electronic transistor (PET)
 CMOS transistor alternative, 236–237
 compared to FET, 243
 dynamics, **244**, **247**, **249**, **250**, **251**
 materials and device fabrication, 252–257, **254**, **255**, **256**
 materials physics, **240**, 240–243, **242**
 operating principles, **238**, 238–240, **239**
 performance comparison, 257–260, **259**
- piezoresistance material (PR)
 fabrication issues, **256**, 256–257
 in PET operations, **238**, 238–240, **239**
- point tunneling device (TFET), 25
- polycrystalline silicon (poly-Si), 276
- polymer ferroelectric material (PVDf), 71
- power gating (CMOS design), 8, 8–10, **10**
- pressure (PET), **240**, 240–243, **242**
- pseudomorphic HEMT, 15
- p-type device compatibility, *see also* n-type device compatibility
 BISFET, **196**
 GaN, 18
 HEMT, 16–17
 TFET, 130
- PZT, *see* lead zirconate titanate
- PZT-STO heterostructure, **62**, **65**, 65–69, **67**
- quantum capacitance, **107–108**, 110
- quantum confinement
 carbon nanotubes, 146
 increase TFET conductance, **86**, 86–87, 109, 113
- quantum dot, **93**, 93–94, 95–97
- quantum transport, 192
- quantum well
 BISFET, 178, 184
 TFET, 97–98

- rare earth chalcogenide piezoresistors, **242**
 recrystallization techniques (TFT), 46–47
 relaxor-based piezoelectric single crystals, **240**, 240–241
 relays
 4T, 270–277
 as direct replacement for transistors, **286**, 286
 dual-source/drain, **289**, 289
 electromechanical, 264–270
 MEMS, **29**, **30**
 scaling potential, **43**, 43–44
 resistance
 4T relay structure, 272–273
 electric charge-based technologies, **390**
 interconnect architecture, 382–384, **385**
 nanometer electromechanical relay scaling, 293–294
 STMG, **337**
 VO₂ FET, **226**, 226–228
 roughness
 band edge, 153–154, **155**
 interface, 132–133, **133**
 routing (microchip), 382
 Rutherford backscattering (RBS), 253

 sacrificial element, **271**, 271–277
 samarium selenium thin film fabrication, 252–255, **254**
 sapphire, 220–221, **221**
 saturated chemical bond, 145
 scaling potential, *see also* density scaling
 2D crystals, 160–161, **161**
 alternative devices, 14–31
 and interconnect architectures, 381–382
 benchmarking comparison devices, 44–47
 BISFET, 198–199
 CMOS transistors, 39–44, 209
 cost, 17, 19–20
 density, 47–48, 51
 dimensional, 7–8, 10
 historical aspects, 3, 6–7, **7**
 nanometer electromechanical relays, 292–294, **293**, 353
 Schottky gates
 HEMT, 15–17
 MSD, **27**, **28**
 silicon
 interconnect speed, 401–403, **403**
 SITE, 399–400
 spin relaxation mechanisms, 395–396, **396**
 single electron transistor (SET), **93**, 93–94
 single-gate structure (SG), **127**, **130**
 single-wall nanotubes (SWNT), 387–391, **388**, **389**
 SITE, *see* spin injection and transport efficiency
 sleep transistors, *see* power gating
 solid state relay
 PET example of, 238
 VO₂, 220–222, **221**

 SPICE simulation software, 166, **168**, 176, **176**, 180, 199–202, **200**, **202**
 spin injection and transport efficiency (SITE), 398–400, **399**, **400**, **401**
 spin relaxation mechanisms, 395–398, **396**, **397**, **398**
 spin torque
 NML, 321, 335–357
 switching, 404–405, **405**
 spin torque majority gate (STMG), *see also* nanomagnetic logic
 background, 335–357
 in-plane switching patterns, 342–346, **343**, **346**
 out-of-plane magnetization, 346–353, **347**, **349**, **350**, **351**, **355**
 simulation model, 338–341
 structure, **336–337**
 spin transfer torque RAM (STTRAM), 335–336
 spin wave logic, *see also* nanomagnetic logic
 and CMOS, **373**, 373–376, **375**
 circuits and architectures, **366**, 366–372, **368**, **369**, **371**, **372**
 definition, 359–360
 examples of, 361–364, **362**, **364**
 interconnect architecture, 391–395, **392**, **394**, 401–407, **403**, **405**, **406**
 phase-based devices, 364–366, **366**
 spintronic devices, *see* spin transfer torque RAM
 spontaneous condensate, **184–185**
 SS, *see* Subthreshold Swing
 Static-Random Access Memory (SRAM), 21, 27
 STMG, *see* spin torque majority gate
 STO, *see* strontium titanate
 strontium titanate (STO), **62**, **65**, 65–69, **67**
 structures
 4T relay elements, 275–276
 electromechanical relays, 264–265, **265**
 GNR TFET, 148–150, **150**
 ionic liquid gated transistor, 222–224, **224**
 NML clocking, 318–319, **319**
 STMG, 336–337
 VO₂, 213–216, **215**
 Subthreshold Swing (SS)
 and conductivity, 107
 CNT, **146**
 equation, 21
 ferroelectric-dielectric gate stacks, 40
 HEMT, 17
 methods to reduce, **57**, **58**
 MOSFETs, 117–118
 relays, 30
 TFET, 25, 79–82, **80**, **102**, 104–106, **105**, **136**, 136
 supply voltage
 and TFET band gap material, **123**
 BISFET, 180–181
 GNR TFET, **153**, 153–154
 negative capacitance to reduce, **57**, 57
 switching energy
 2D crystals, 171

- switching energy (cont.)
 - benchmarking metric, 47
 - NML, 322
 - single-domain magnets for, 304–305, **305**
 - STMG, 342–353
 - TFET, 82–86, **84**
- SymFET, *see* symmetric tunneling field effect transistor
- symmetric tunneling field effect transistor (SymFET), **164**, **165**, 168
- tandem arrangement (in PET operations), 238–240, **239**
- target delay, 4–6
- telecommunication applications
 - GaN, 20
 - HEMT, 17
- temperature
 - and TFET inhomogeneity, 87
 - BISFET, 178, 184–185, 188
 - ferroelectric material dependence, **62**, **63**
 - STO permittivity, **69**
 - SymFET, 166
- terascale regime (benchmarking for), **47**, 47–48
- TFET, *see* Tunnel Field Effect Transistors
- thickness
 - nanomagnets, 353–356
 - STO permittivity, 68–70
 - STO permittivity dependence, **69**
 - TFET, 80–82, 87, 112
- thin film transistors (TFTs)
 - PET PMT-PT, **255**, 255–256
 - PET SmSe, 252–255, **254**
 - scaling potential, 46–47
 - tunneling current, 155–162
 - VO₂, 209–213
- three-dimension device, 217–220
- Tiersten equations, 243–246, **249**, **250**, **251**
- titanium dioxide, 276–277
- trade-off (in future transistor design), 3, **4**, **7**
- transductive devices (PET), 236–237
- transfer Hamiltonian method, 90, 94
- trap assisted tunneling, 112
- traps, 131–132
- Trench transistor cell (TTC), 24
- tunnel field effect transistor design
 - building a, 101–107
 - energy dependent tunneling probability, 90–101
 - energy filtering as switching mechanism, 82–83
 - geometries, 126–131, **127**, **129**, **130**
 - interconnect architecture, 386–391
 - Kane/Size on-current, **119**, **120**
 - measuring band edge slope, 83–86
 - optimal band gap, 122–123, **123**
 - physical principles, **119**
 - PN-junction dimensionality, **87**, 90–115
 - potential of, 79–80, **80**
 - spatial inhomogeneity, **86**, 86–87
 - tunneling barrier thickness
 - modulation, 80–82
- tunnel field effect transistors (TFET)
 - and PET performance, 257–260, **259**
 - CMOS transistor alternative, **25**, **26**
 - graphene nanoribbons and carbon nanotubes, 146–155
 - SS, 58
- tunnel junctions
 - inversion and enhancement mode, 127–131
 - magnetic, **336–337**
 - TFET, **87**, 87–90, **125**, 123–125
- tunnel transistor design, 117–137
- tunneling
 - area, 106
 - barrier thickness modulation, 113
 - current, 120, **156**, 156–159, **158**
 - in-plane, 183
 - junction geometry, 100–101
 - to achieve low subthermal swings, 118
- two-dimension crystal
 - BISFET, 166–168, **167**, **168**
 - material properties, 145–146
 - technology challenges, 170–171
 - TFET, 156–171
 - voltage gain devices, 171
- two-dimension electron gases (2DEG), 73
- ultra-thin body transistors (UTB)
 - benchmarking, 39
 - doping, 123–125, **125**, **126**
 - scaling potential, 44
- Urbach tail, 83
- UTB, *see* ultra-thin body transistor
- vanadium dioxide (VO₂)
 - FET, 217–230
 - in CMOS architectures, **210**, 210
 - metal-insulator transition, **213**, **215**, 217–234
- variability (TFET), 135
- vertical gate efficiency, 109–110
- VO₂, *see* vanadium dioxide
- voltage requirements
 - IMOS, 24
 - limitations in CMOS, 236
 - MEMS, 30
 - TFET minimum, 102–104
- von Neumann computer architectures, 229, 231
- Wentzel–Kramers–Brillouin approximation (WKB), 138, 146–149, **147**, 156