

Fundamentals of Ultra-Thin-Body MOSFETs and FinFETs

Understand the theory, design, and applications of the two principal candidates for the next mainstream semiconductor-industry device with this concise and clear guide to FD/UTB transistors.

This book

- Describes FD/SOI MOSFETs and 3-D FinFETs in detail
- Covers short-channel effects, quantum-mechanical effects, and applications of UTB devices to floating-body DRAM and conventional SRAM
- Provides design criteria for nanoscale FinFET and nanoscale thin- and thick-BOX planar FD/SOI MOSFET to help reduce technology development time
- Projects potential nanoscale UTB CMOS performances
- Contains end-of-chapter exercises

For professional engineers in the CMOS IC field who need to know about optimal nonclassical device design and integration, this is a must-have resource.

Jerry G. Fossum is Distinguished Professor Emeritus of Electrical and Computer Engineering at the University of Florida, Gainesville, and a Fellow of the IEEE. He won the IEEE/EDS J. J. Ebers Award in 2004 for "outstanding contributions to the advancement of SOI CMOS devices and circuits through modeling."

Vishal P. Trivedi is a Member of the Technical Staff and a Distinguished Innovator at Freescale Semiconductor, Inc., and a Senior Member of the IEEE.



"The future of CMOS technology lies in replacing the classical, bulk MOSFET with new transistor structures such as the FinFET and ultra-thin body MOSFET. Those with a solid background in classical MOS device theory will find here an authoritative and comprehensive treatment of the final frontier in CMOS technology."

Mark Lundstrom, Don and Carol Scifres Distinguished Professor of Electrical and Computer Engineering, Purdue University

"A valuable volume on the design and modeling of silicon-on-insulator and multiple-gate MOSFETs by a pioneer and expert on the subject."

Yuan Taur, University of California at San Diego

"This is precisely the book everybody in the advanced nano-CMOS world wanted to see out ASAP. Timely, brilliant and most useful - written by a Master (VT) and his own former Master (JF). A life experience is condensed and distilled to provide the necessary ingredients needed for understanding the physics mechanisms and for pursuing with transistor modeling and circuit design. The book is primarily addressed to specialists, engineers and graduate students. This is not a romantic novel about SOI and FinFET affair; it is solid stuff where advanced concepts, strong affirmations and lots of practical equations do not leave space for scientific dust."

Sorin Cristoloveanu, CNRS, Grenoble, France

"This is a timely book about SOI MOSFETs and FinFETs written by one of the leading authorities in the field and his former student. Since FinFETs have started being implemented by various companies in production, there is a need for clear understanding of the design trade-offs of such devices. Prof. Fossum, who has done seminal work on modeling SOI MOSFETs since the 1980s, provides a clear elucidation of the physics of these devices. Graduate students, faculty and industrial practitioners should benefit from the pedagogy in this book."

Sanjay Banerjee, University of Texas at Austin



Fundamentals of Ultra-Thin-Body MOSFETs and FinFETs

JERRY G. FOSSUM

University of Florida, Gainesville

VISHAL P. TRIVEDI

Freescale Semiconductor, Arizona





CAMBRIDGE UNIVERSITY PRESS

Shaftesbury Road, Cambridge CB2 8EA, United Kingdom

One Liberty Plaza, 20th Floor, New York, NY 10006, USA

477 Williamstown Road, Port Melbourne, VIC 3207, Australia

314-321, 3rd Floor, Plot 3, Splendor Forum, Jasola District Centre, New Delhi - 110025, India

103 Penang Road, #05-06/07, Visioncrest Commercial, Singapore 238467

Cambridge University Press is part of Cambridge University Press & Assessment, a department of the University of Cambridge.

We share the University's mission to contribute to society through the pursuit of education, learning and research at the highest international levels of excellence.

www.cambridge.org

Information on this title: www.cambridge.org/9781107030411

© Cambridge University Press & Assessment 2013

This publication is in copyright. Subject to statutory exception and to the provisions of relevant collective licensing agreements, no reproduction of any part may take place without the written permission of Cambridge University Press & Assessment.

First published 2013

A catalogue record for this publication is available from the British Library

Library of Congress Cataloging-in-Publication data

Fossum, Jerry G., 1943-

Fundamentals of ultra-thin-body MOSFETs and FinFETs / Jerry G. Fossum, Vishal P. Trivedi.

pages cm

ISBN 978-1-107-03041-1 (hardback)

Metal oxide semiconductor field-effect transistors.
 Integrated circuits – Very large scale integration.
 Title.

TK7871.99.M44F67 2013

621.3815'284-dc23

2013013370

ISBN 978-1-107-03041-1 Hardback

Cambridge University Press & Assessment has no responsibility for the persistence or accuracy of URLs for external or third-party internet websites referred to in this publication and does not guarantee that any content on such websites is, or will remain, accurate or appropriate.



Contents

	Pref	ace	page vii
	Tabi	e of physical constants	ix
	List	of symbols	X
	List	of acronyms	XV
1	Intro	duction	1
	1.1	Ultimate nanoscale CMOS	3
		1.1.1 Planar FD/SOI MOSFET	5
		1.1.2 FinFET	5
	1.2	Brief overview of the book	9
2	Uniq	ue features of UTB MOSFETs	13
	2.1	Long-channel threshold voltage	15
		2.1.1 The depletion approximation	15
		2.1.2 Review of the classical charge-coup	ling model 16
		2.1.3 Nonclassical model	17
		2.1.4 Applications	22
		2.1.5 Generalized charge coupling	23
	2.2	Quantum-mechanical effects on V _t	25
	2.3	Short-channel effects on V _t	31
		2.3.1 Modeling	31
		2.3.2 SCE control	33
	2.4	Random-dopant effect on V _t	35
	2.5	Adjustment of V _t	36
		2.5.1 S/D doping-dependent V _t	37
		2.5.2 Sensitivity and RDF analyses	41
	2.6	Current-voltage characteristics	42
		2.6.1 Classical current formalism with but	lk inversion 42
		2.6.2 Quantization and 2-D density of state	tes 53
		2.6.3 Bulk-inversion effects	63
		2.6.4 Carrier mobility	67
	2.7	Gate-source/drain underlap	78
		2.7.1 Effective channel length	78
		2.7.2 Impact of S/D doping profile	84



vi **Contents**

		2.7.3 Insights from optimized 18 nm DG FinFETs	87
		2.7.4 Fringe capacitance	89
	2.8	Charge/capacitance dynamics	93
	2.9	Floating-body effects	94
		2.9.1 Transient BJT effect	95
		2.9.2 FD/UTB floating-body DRAM	96
	Exerc	ises	100
3	Plana	r fully depleted SOI MOSFETs	103
	3.1	Why thin BOX?	103
		3.1.1 Field fringing in thick BOX	104
		3.1.2 Benefits of BOX-thickness scaling	106
		3.1.3 Challenges with thin BOX	107
	3.2	Basic analyses of scaling and design	109
		3.2.1 2-D effects in the UTB	109
		3.2.2 V _t control via UTB doping?	115
		3.2.3 V _t and SCE control with gate work-function engineering	116
	3.3	Insights on design and scalability with thin BOX	120
		3.3.1 Thin-BOX FD/SOI CMOS design space	121
		3.3.2 LP versus HP design	124
		3.3.3 General insights on GP/bias design for variable V _t	132
	Exerc	ises	136
4	FinFE	Ts	138
	4.1	Triple- or double-gate?	138
		4.1.1 Effects of fin-UTB doping	139
		4.1.2 Effects of bulk inversion	141
		4.1.3 The pragmatic choice	149
	4.2	DG FinFETs	149
	,	4.2.1 Bulk Si versus SOI	150
	,	4.2.2 SDG versus ADG	154
	,	4.2.3 Potential speed superiority	160
		4.2.4 Pragmatic FinFET design	165
	4.3	The ITFET: a hybrid option	171
	4.4	Independent-gate FinFET	173
	4.5	SRAM application	176
		4.5.1 V _t modulation via underlap	176
		4.5.2 Cell design and performance	179
	Exerc	ises	186
	Apper	ndix UFDG	188
	Refere	ences	200
	Index		208



Preface

The computer revolution (i.e., faster, smaller, and cheaper computers), and the technologies it has enabled (e.g., the Internet, laptops, smart phones), have been driven by continued size-scaling of the CMOS transistors in the constituent integrated circuits (ICs, e.g., the microprocessor) of the computer. This scaling, which has doubled the transistor density on the CMOS IC chip about every two years, has been achieved by simply ratioing the dimensions and related parameters of the basic, classical transistor structure (i.e., the planar single-gate MOSFET in bulk silicon or partially depleted SOI) (Taur and Ning, 2009) as improvements in lithography enabled reduced minimum feature size. The CMOS devices have now become so small (e.g., gate lengths are 30–40 nm) that this straightforward scaling is no longer possible, mainly because of fundamental limitations in reliable doping of the classical MOSFET. Thus, continued CMOS scaling will require a new, nonclassical transistor structure with ultra-thin body (UTB) that avoids these limitations. The first concrete evidence of the transition to a UTB transistor structure is Intel Corporation's adoption of the "trigate transistor" (or FinFET) (Auth *et al.*, 2012) for 22 nm CMOS technology and beyond.

This book details the fundamental physics of silicon-based UTB MOSFETs, overviews their designs, with links to the process integration, and projects potential nanoscale UTB-CMOS performance. The presentations are facilitated by the authors' process/physics-based compact model for double-gate MOSFETs, UFDG (Appendix). This book is suitable as a textbook for a one-semester graduate or senior-undergraduate university course, as well as for a fundamental guide to optimal non-classical device design and integration for professional engineers in the CMOS IC field. The prerequisites are good backgrounds in basic semiconductor device physics (e.g., as in Sze and Ng (2007)) and in fundamentals of classical bulk-Si MOSFETs (Taur and Ning, 2009). In fact, this book is intended to be a supplementary text for the latter book.

The authors acknowledge the SOI-related works of many colleagues, which provided the bases of much of this book. Special thanks are given to Professor Fossum's former Ph.D. students who so contributed: Shishir Agrawal, Duckhyun Chang, Meng-Hsueh Chiang, Jin-Young Choi, Siddharth Chouksey, Murshed Chowdhury, Lixin Ge, Keunwoo Kim, Seung-Hwan Kim, Srinath Krishnan, Hyung-Kyu Lim, Zhichao Lu, Mario Pelella, Dongwook Suh, Surya Veeraraghavan, Glenn Workman, Ji-Woon Yang, Ping Yeh, Weimin Zhang, and Zhenming Zhou; and to Leo Mathew who has provided us



Viii

Preface

"theoretical guys" with invaluable technological insights for so many years. We also thank Malgorzata Jurczak and imec for providing the microscopy images on the front and back covers of the book.

We are also grateful to our families. Professor Fossum especially thanks his wife, Mary Fossum, for unrelenting support of his "SOI obsessions." Dr. Trivedi especially thanks his parents (Pareexit and Hansa Trivedi), brother (Vaibhav), sister-in-law (Krushangi), and niece (Eesha) for their constant love, care, and support.



Physical constants

Description	Symbol	Value and unit
Electronic charge	q	$1.6 \times 10^{-19} \text{ C}$
Boltzmann's constant	k	$1.38 \times 10^{-23} \text{ J/K}$
Vacuum permittivity	ϵ_0	$8.85 \times 10^{-14} \text{ F/cm}$
Silicon permittivity	ϵ_{Si}	$1.04 \times 10^{-12} \text{ F/cm}$
Oxide permittivity	$\varepsilon_{\rm ox}$	$3.45 \times 10^{-13} \text{ F/cm}$
Si ₃ N ₄ (spacer) permittivity	$\varepsilon_{ m sp}$	$6.64 \times 10^{-13} \text{ F/cm}$
Planck's constant	h	$6.63 \times 10^{-34} \text{ J-s}$
Free-electron mass	m_0	$9.1 \times 10^{-31} \text{ kg}$
Thermal voltage $(T = 300 \text{ K})$	kT/q	0.0259 V
Silicon electron affinity	χsi	4.05 eV
Silicon bandgap	$E_{g(Si)}$	1.12 eV
Silicon intrinsic carrier concentration ($T = 300 \text{ K}$)	n_i	$1.33 \times 10^{10} \mathrm{cm}^{-3}$
Silicon effective density of states in conduction band $(T = 300 \text{ K})$	N_c	$\sim 2.8 \times 10^{19} \text{ cm}^{-3}$
Silicon effective density of states in valence band $(T = 300 \text{ K})$	N_{v}	$\sim 1.0 \times 10^{19} \text{ cm}^{-3}$

Note the values (at $T=300\,\mathrm{K}$) listed for n_i , N_c , and N_v . There is inconsistency in the archival literature among these constants. The given value for n_i , which is lower than commonly presumed (Taur and Ning, 2009), was taken from unpublished measurements done by C. T. Sah *et al.* in 1974 at the University of Illinois; correspondingly, $E_{g(Si)}$ was measured at 1.12 eV, which is the commonly accepted value. The given values for N_c and N_v , which are common, are indicated to be crude approximations because they are not consistent with n_i and $E_{g(Si)}$ in the parabolic band-based expression for $n_i(E_g, N_c, N_v, T)$ (Taur and Ning, 2009).



Symbols

$a_{\rm f}$	FinFET fin aspect ratio	
β	coefficient for surface-roughness-limited mobility model	V^3/cm^3 -s
β	term in C _{ifw} model	radian
b _i	variational parameter of jth subband	
b_0	variational parameter of ground-state subband	
χsi	electron affinity	eV
C_{b}	body capacitance (per unit area)	F/cm ²
C_{B}	composite body capacitance	F
$C_{b(eff)}$	effective body capacitance (per unit area)	F/cm ²
C_{bf}	BOX fringe capacitance (per unit width)	F/cm
C_d	depletion capacitance (per unit area)	F/cm ²
C_G	MOSFET gate capacitance (per unit area)	F/cm ²
C_i	inversion-layer capacitance (per unit area)	F/cm ²
C_{if}	inner-fringe capacitance (per unit width)	F/cm
C_{of}	outer-fringe capacitance (per unit width)	F/cm
C_{ox}	gate-oxide capacitance (per unit area)	F/cm ²
C_{oxb}	back-gate oxide capacitance (per unit area)	F/cm ²
C_{oxf}	front-gate oxide capacitance (per unit area)	F/cm ²
$C_{S/D}$	source/drain-junction capacitance (per unit area)	F/cm ²
$\Delta \phi_0$	drain bias-induced increase in channel potential	V
$\Delta \phi_{0(sb)}$	drain bias-induced increase in back-surface potential	V
$\Delta \phi_{0(sf)}$	drain bias-induced increase in front-surface potential	V
$\Delta \phi_{1(max)}$	increase in leakiest source-drain "surface" potential	V
$\Delta \phi_{1(sb)}$	SCE-induced change in back-surface potential	V
$\Delta \phi_{1(sf)}$	SCE-induced change in front-surface potential	V
$\Delta\Phi_{\mathrm{Gf}}$	difference in front-gate work function relative to midgap	eV
$\Delta \phi_{sf}^{QM}$ $\Delta \phi_{sf}^{QM}$	change in channel potential due to quantization	V
$\Delta \phi_{\rm sf}^{ m QM}$	change in front-surface potential due to quantization	V
DIBL	drain-induced barrier lowering	mV/V
$\Delta Q_{i}^{\mathrm{DICE}}$	DICE-induced change in inversion (channel) charge density	C/cm ²
$\Delta r^{ m QM}$	change in charge-coupling factor due to QMEs	
$\Delta r^{\rm SCE}$	change in charge-coupling factor due to SCEs	
ΔV_{OS}	offset voltage between front and back bias	V
ΔV_{ta}	change in V_{ta} due to stored charge in the body	V
$\Delta V_{t}^{\mathrm{QM}}$	V _t shift due to QMEs	V
ΔV_{t}^{SCE}	V _t shift due to SCEs	V
Δz_i	over-diffusion of source/drain junction in bulk FinFET	nm
E_0	ground-state energy	J
E _c	Conduction-band-edge energy	J
E _{eff}	effective transverse electric field	V/cm



List of symbols

χi

E_{F}	Fermi energy level	J
E_{g}	energy bandgap	J
$\varepsilon_{\mathrm{hk}}$	permittivity of high-k dielectric	F/cm
E_{i}	intrinsic Fermi level	J
E_j	jth-subband energy in unprimed valley	J
E_i'	jth-subband energy in primed valley	J
$E_{j\langle kin \rangle}$	kinetic energy of carriers in jth subband	J
$E_{j\langle pot \rangle}$	potential energy of carriers in jth subband	J
$\varepsilon_{\rm ox}$	oxide permittivity	F/cm
ϵ_{Si}	silicon permittivity	F/cm
E_{v}	valence-band-edge energy	J
E_x	transverse electric field	V/cm
E_{xc}	weak-inversion (constant) transverse field in UTB	V/cm
E_{xsb}	transverse electric field at back surface	V/cm
E_{xsf}	transverse electric field at front surface	V/cm
E_{y}	lateral electric field	V/cm
E_{y0}	lateral electric field at virtual source at back surface	V/cm
φ	UTB potential	V
$\phi_{0(max)}$	potential at the leakiest source-drain "surface"	V
ϕ_1	long-channel potential	V
$\phi_{ m B}$	Fermi potential of the body	V
ϕ_{c}	band bending necessary for inversion/accumulation	V
ϕ^{CL}	classical channel potential	V
Φ_{Gb}	back-gate work function	eV
$\Phi_{ ext{GbS}}$	back gate-body work-function difference	eV
$\Phi_{ m Gf}$	front-gate work function	eV
$\Phi_{ ext{GfS}}$	front-gate-body work-function difference	eV
$ m f_{LO}$	LO frequency	MHz
$\Phi_{ m MS}$	gate-body work-function difference	eV
φ ^{QM}	quantum-mechanical channel potential	V
f_{RF}	RF frequency	MHz
$\phi_{ m sb}$	back-surface potential	V
$\phi_{ m sf}$	front-surface potential	V
ϕ_{sf}^t	front-surface potential at threshold	V
γ	degree of carrier occupation of higher subband energies	
γ	proportionality constant for SCE-impact on BOX field fringing	
g _,	degeneracy of unprimed valley	
g'	degeneracy of primed valley	
h	Planck's constant	J-s
h_{Si}	fin height of FinFET	nm
$I_{ m BJT}$	parasitic-BJT current	A
I _{DS(sat)}	MOSFET saturation current (per unit width)	A/μm
I_G	generation current in the body	A
I_{Gi}	impact-ionization-based generation current	A
I _{off}	MOSFET on the current (per unit width)	A/μm
Ion	MOSFET on-state current (per unit width)	A/μm
I _R	recombination current in the body	A
k L	Boltzmann constant	J/K
<i>k</i>	dielectric constant of high-k dielectric	
κ ¹	proportionality constant for V _{DS} -impact on BOX field fringing	222
λ	MOSFET scale/natural length	nm



xii List of symbols

L_{D}	Debye length	nm
L _e	effective channel length with modulation	nm
L_{eD}	gate-drain underlap	nm
L _{eff}	effective channel length	nm
L _{eff(strong)}	strong-inversion effective channel length	nm
L _{eff(weak)}	weak-inversion effective channel length	nm
L_{eS}	gate-source underlap	nm
L_{eSD}	gate-source/drain underlap	nm
L_{ext}	source/drain extension length	nm
L_{g}	MOSFET gate length	nm
L_{gch}	MOSFET gradual-channel length	nm
L_{met}	MOSFET metallurgical channel length	nm
L_s	location of virtual source	nm
m_0	free-electron mass	kg
m_d	density-of-states effective mass	kg
m_x	effective mass in confinement direction	kg
$m_{x\langle 100\rangle}$	m _x along {100}-Si surface	kg
$m_{x\langle 110\rangle}$	m _x along {110}-Si surface	kg
μ_{co}	Coulomb-limited carrier mobility	cm ² /V-s
μ_{eff}	effective carrier mobility	cm ² /V-s
μ_{max}	maximum saturation value of μ_{ph}	cm ² /V-s
μ_{min}	minimum saturation value of μ_{ph}	cm ² /V-s
μ_0	constant low-field carrier mobility	cm ² /V-s
μ_{ph}	phonon-limited carrier mobility	cm ² /V-s
$\mu_{ph(bulk)}$	bulk-phonon carrier mobility	cm ² /V-s
μ_{sr}	surface-roughness-limited carrier mobility	cm ² /V-s
n	electron concentration	cm^{-3}
N_{AL}	punch-through-stop doping density	cm 3
N_B	doping density in the body	cm 3
N_c	effective density of states in conduction band	cm 3
n _i	intrinsic carrier concentration	cm_{-2}^{-3}
N _{inv}	inversion-carrier density	cm^{-2}
N_j	inversion-carrier density (per unit area) in jth subband	cm^{-2}
N_{SD}	source/drain doping density	cm 3
N_{v}	effective density of states in valence band	cm ³
p	hole concentration	cm^{-3}
P	fin pitch	nm
q	electron charge	C 2
Qa	accumulation charge density (per unit area)	C/cm ²
Q_b	depletion-charge density in body (per unit area)	C/cm ²
$Q_{\rm B}$	body terminal charge	C
$Q_{\rm D}$	drain terminal charge	C C
Q_{Gb}	back-gate terminal charge	C
Q_{Gf}	front-gate terminal charge	C/cm ²
Q_i	inversion charge density (per unit area)	C/cm ²
Q_{i0}	inversion-charge density at V _{DS} = 0 V	
Q _{ib}	bulk component of inversion-charge density	C/cm ² C/cm ²
$\begin{array}{c} Q_i^{CL} \\ Q_i^{QM} \end{array}$	classical inversion-charge density	C/cm ²
Q _i ·	quantum-mechanical inversion-charge density surface component of inversion-charge density	C/cm C/cm ²
Q _{is}		C/cm C
Q_S	source terminal charge	



List of symbols

xiii

r	UTB-MOSFET charge-coupling factor	
r_a	charge-coupling factor for accumulated body	
$r_{\rm eff}$	effective charge-coupling factor	_
R_{ext}	extrinsic source/drain resistance	Ω
R_{SD}	extrinsic source/drain series resistance	Ω
S	inverse subthreshold slope (gate swing)	mV/dec
$\sigma_{ m L}$	lateral straggle of source/drain doping profile	nm
$\sigma_{ m V}$	vertical straggle of PTS doping profile	nm
T	temperature	K
t_{BOX}	BOX thickness of SOI MOSFETs	nm
t_{g}	gate height	nm
t_{hk}	thickness of high-k dielectric	nm
t_{ox}	gate-oxide thickness	nm
t_{oxb}	back-gate oxide thickness	nm
t_{oxf}	front-gate oxide thickness	nm
τ_{pd}	propagation delay	ps
t_{Si}	UTB thickness	nm
V	carrier velocity	cm/s
v_b	average carrier velocity in fin bulk	cm/s
V_{bi}	built-in junction potential	V
$ m V_{BS}$	body-source voltage	V
V_{DD}	supply voltage	V
V_{DS}	drain-source voltage	V
V _{DS(eff)}	effective drain-source voltage at end of gradual channel	V
V _{DS(sat)}	MOSEFT drain saturation voltage	V
V _{FB}	flat-band voltage	V
$ m V_{FBb}$	back-gate flat-band voltage	V
$ m V_{FBf}$	front-gate flat-band voltage	v
$ m V_{Gb}$	back-gate voltage	v
V ^A .	onset V_{GB} for back accumulation in UTB	v
$egin{array}{c} V_{Gb}^A \ V_{Gb}^{BI} \ V_{GB}^I \end{array}$	onset V_{GB} for predominant bulk inversion in UTB	v
\mathbf{V}^{I}	onset V_{GB} for back inversion in UTB	v
$ m V_{GbS(eff)}$	effective back-gate voltage due to BOX field fringing	V
V_{Gf}	front-gate voltage	V
V_{GP}	ground-plane voltage	v
$ m V_{GS}$	gate-source voltage	V
	average carrier velocity at fin surfaces	cm/s
V _s	saturation velocity of carriers	cm/s
V _{sat}	effective saturation velocity of carriers	cm/s
V _{sat(eff)}		V
V _t	threshold voltage threshold voltage of ADG MOSFET	V
$V_{t(ADG)}$	threshold voltage of SDG MOSFET	V V
$V_{t(SDG)}$		V V
$V_{t(thick BOX)}$	threshold voltage of FD/SOI MOSFET with thick BOX threshold voltage of FD/SOI MOSFET with thin BOX	
$V_{t(thinBOX)}$	e e e e e e e e e e e e e e e e e e e	V
V_t^A	UTB-MOSFET V _t for accumulated back surface	V
V_{tf}	threshold voltage of front surface	V
V_{ts}	strong-inversion threshold voltage	V
V_{tw}	weak-inversion threshold voltage	V
W _{eff}	MOSFET effective width	nm
$W_{eff(DG)}$	effective gate width of DG FinFET	nm
$W_{eff(TG)}$	effective gate width of TG FinFET	nm



xiv List of symbols

W_g	gate width	nm
w_{Si}	fin width of FinFET	nm
x_{av}	average inversion-carrier depth	nm
X_c	inversion-charge centroid	nm
Ψ	carrier wave function (1-D)	$nm^{-1/2}$
W:	carrier wave function in ith subband (1-D)	$nm^{-1/2}$



Acronyms

ADG asymmetrical double-gate BJT bipolar junction transistor BOX buried oxide (in SOI structure)

CMOS complementary MOS

DG double-gate

DIBL drain-induced barrier lowering drain-induced charge enhancement DICE

density of (quantum) states DOS DRAM dynamic random-access memory **EOT** effective gate-oxide thickness

FD fully depleted

GIDL gate-induced drain leakage

GP ground plane HP high performance IC integrated circuit

IGFET independent-gate (DG) MOSFET inverted-T (hybrid) field-effect transistor **ITFET**

ITRS International Technology Roadmap for Semiconductors

LP low power

LSTP low standby power

MOS metal (gate)-oxide (insulator)-semiconductor

MOSFET MOS field-effect transistor micro-processing unit **MPU** PD partially depleted PE Poisson's equation PTS punch-through stopping **QME** quantum-mechanical effect quasi-static approximation **QSA** random dopant fluctuation **RDF** SCE short-channel effect source/drain extension

SDE symmetrical double-gate **SDG**

SG single-gate



xvi List of acronyms

SIA Semiconductor Industry Association

SNM static noise margin SOI silicon-on-insulator

SRAM static random-access memory

TG triple-gate UTB ultra-thin body

VLSI very large-scale integration