

Contents

Preface	xv
Acknowledgments	xvi
About the Author	xviii
1 Introduction to Data Conversion	1
1.1 Analog-to-Digital Conversion	1
1.2 Digital-to-Analog Conversion	4
2 Basic Circuit Concepts	6
2.1 Charge Conservation	6
2.2 Charge Sharing	8
2.3 Integrated Capacitors	10
2.4 Offset, Gain Error, and Nonlinearity	13
3 Sampling Circuits	20
3.1 Basic Sampling Concepts	20
3.1.1 Ideal Sampler	20
3.1.2 Zero-Order-Hold Sampler	21
3.1.3 Track-and-Hold Circuit	23
3.1.4 Choice of Sampler Time Constant	24
3.2 Basic Sampling Circuits	25
3.3 Distortion Due to Switch Resistance	29
3.4 Complementary Sampling Switches	31
3.5 Other Switch Imperfections	35
3.5.1 Review of MOS Capacitances	35
3.5.2 Clock Feedthrough	35
3.5.3 Channel Charge Injection	36
3.5.4 kT/C Noise	38
3.6 Differential Sampling	40
3.7 Use of Dummy Switches	42
3.8 Bootstrapped Sampling Circuit	43
3.8.1 Preliminary Ideas	43
3.8.2 Complete Bootstrapped Circuit	45
3.8.3 Bootstrapping Imperfections	49
3.9 Performance Parameters	53
3.9.1 Speed	53
3.9.2 Linearity	54
3.9.3 Static and Dynamic Nonlinearity	55
3.10 Effect of Clock Jitter	55
4 Design Study of a Sampling Circuit	60
4.1 General Considerations	60
4.2 Design Procedure	61
4.3 Simulation Issues	61
4.4 Track-Mode Distortion	62
4.5 Basic Sampler	63
4.6 Sampler with MOS Switches	63
4.7 Device Stress Issues	66

4.8 Input Current Issues	67
5 Comparator Design Principles	70
5.1 A Brief Note on Offsets	70
5.2 Basic Concepts	72
5.3 Amplification by Positive Feedback	74
5.4 Controlled Positive Feedback	80
5.5 A Simple Comparator	81
5.6 A Better Comparator	83
5.7 Comparator Design Parameters	84
5.7.1 Input Offset	84
5.7.2 Speed	85
5.7.3 Electronic Noise	87
5.7.4 Kickback Noise	88
5.8 The StrongArm Comparator	89
5.8.1 Differential Pairs with Capacitive Loads	89
5.8.2 Addition of Positive Feedback	91
5.8.3 Complete StrongArm Comparator	94
5.8.4 Basic Properties of StrongArm Comparator	96
5.8.5 The Need for an RS Latch	98
6 Advanced Comparator Concepts	102
6.1 Analysis of Transistor Mismatches	102
6.1.1 Basic Concepts	102
6.1.2 Dependence of Mismatches on Channel Area	105
6.2 Metastability	107
6.2.1 Metastability in Current-Steering Comparators	107
6.2.2 Metastability in StrongArm Comparator	111
6.3 Noise in StrongArm Comparator	112
6.3.1 Noise in Time Domain	113
6.3.2 Noise in Amplification Mode	115
6.4 Simulation of Comparator Noise	117
6.5 Offset Cancelation	119
6.5.1 Analog Offset Cancelation	119
6.5.2 Digital Offset Cancelation	123
6.5.3 Offset Cancelation in StrongArm Comparator	125
7 Design Study of a Comparator	129
7.1 General Considerations	129
7.2 Choice of Device Dimensions	130
7.3 Basic Waveforms	131
7.4 Offset and Speed Optimization	132
7.5 Addition of RS Latch	133
7.6 Metastability	134
7.7 Input-Referred Noise	137
7.8 Kickback Noise	137
8 General DAC Concepts	142
8.1 Basic Concepts	142
8.2 DAC Performance Parameters	143
8.2.1 Static Parameters	144
8.2.2 Dynamic Parameters	150

Contents

ix

8.3 Digital Codes in DACs	153
8.4 Clocking in DACs	154
9 Resistor-Ladder DACs	158
9.1 Basic Structures	158
9.2 Speed Limitations	160
9.3 Differential RDACs	162
9.4 Effect of Gradients	163
9.5 Effect of Random Mismatches	165
9.6 Problem of Reference Bounce	168
10 Current-Steering DACs	174
10.1 Basic Topologies	174
10.2 Basic Matching Considerations	177
10.2.1 Deterministic Mismatches	178
10.2.2 Random Mismatches	179
10.3 Binary-Weighted and Thermometric IDACs	180
10.4 R-2R IDACs	183
10.5 Segmented IDACs	184
10.6 Nonlinearity Due to Output Impedance of Current Sources	186
10.7 Transistor Sizing	192
10.8 Matrix Architecture	192
10.8.1 Basic Idea	192
10.8.2 Effect of Gradients	194
10.8.3 Signal and Power Distribution	196
10.9 Speed and Reference Bounce Issues	200
10.10 Dynamic Errors in IDACs	202
10.10.1 Output Impedance at High Frequencies	202
10.10.2 Nonlinear Memory Effect	206
11 Capacitor DACs	210
11.1 Basic Topologies	210
11.2 Binary-Weighted and Thermometric CDACs	212
11.3 Speed Limitations	214
11.4 Effect of Random Mismatches	216
11.5 Capacitor Structures	217
11.6 Problem of Reference Bounce	222
11.7 Split CDACs	224
11.8 Choice of Unit Capacitance Value	229
11.9 Matrix Architecture for CDACs	231
12 Introduction to Nyquist-Rate ADCs	236
12.1 General Considerations	236
12.2 A First Look at Quantization	237
12.2.1 Basic Concepts	237
12.2.2 Formulation of Quantization Error	238
12.3 ADC Performance Parameters	241
12.3.1 Offset	241
12.3.2 Gain Error	241
12.3.3 Differential Nonlinearity	242
12.3.4 Integral Nonlinearity	243
12.3.5 SNDR and ENOB	246

12.3.6 SFDR	248
12.3.7 Static and Dynamic Performance	248
12.3.8 Figure of Merit	248
12.4 Nyquist-Rate ADC Architectures	249
13 Flash ADCs	251
13.1 Basic Flash ADC	251
13.2 Sampling in Flash ADCs	253
13.3 Thermometer-to-Binary Conversion	254
13.3.1 ROM Decoder	254
13.3.2 MUX Decoders	256
13.3.3 ONEs-Counter Decoders	257
13.4 Nonidealities	260
13.4.1 Comparator Offset	260
13.4.2 Input Capacitance	262
13.4.3 Comparator Metastability	262
13.4.4 Kickback Noise	265
13.4.5 Input-Dependent Effects	269
13.5 Bubble Correction	272
13.6 Fully-Differential Flash ADCs	273
13.6.1 Fully-Differential Comparators	274
13.6.2 U-Shaped Flash Architecture	280
13.7 Flash ADC Variants	281
14 SAR ADC Fundamentals	284
14.1 General Concepts	284
14.1.1 Quantization by Binary Search	284
14.1.2 Basic SAR Structure	284
14.1.3 Concept of Time Trellis	287
14.1.4 Simple SAR Logic	287
14.1.5 Computing V_{in} from D_{out}	289
14.2 Charge Redistribution SAR ADCs	290
14.2.1 SAR ADCs with CDACs	290
14.2.2 Basic Top-Plate Sampling	290
14.2.3 Single-Ended Top-Plate-Sampling ADC	293
14.2.4 Differential Top-Plate-Sampling ADC	298
14.2.5 Bottom-Plate-Sampling ADC	299
14.2.6 Differential Bottom-Plate-Sampling ADC	303
14.3 Clock Generation	307
15 SAR ADC Nonidealities	310
15.1 Sampling Nonidealities	310
15.1.1 Switch Resistance	310
15.1.2 Switch Junction Capacitance	312
15.2 DAC Nonidealities	316
15.2.1 DAC kT/C Noise	316
15.2.2 DAC Offset and Gain Error	317
15.2.3 DAC Nonlinearity	318
15.2.4 Reference Bounce	319
15.2.5 Reference Noise	320
15.3 Comparator Nonidealities	321
15.4 Speed Limitations	322

Contents

xi

15.4.1	Comparator Response	322
15.4.2	DAC Response	323
15.4.3	Tapering and Minimum Delay	326
16	Advanced SAR ADCs	330
16.1	Speed Improvement	330
16.1.1	Asynchronous Operation	330
16.1.2	SAR ADCs with Multibit Quantizers	334
16.1.3	Hybrid Flash/SAR ADCs	338
16.2	DAC Complexity Reduction	346
16.2.1	Monotonic Switching	346
16.2.2	Three-Level Bottom-Plate Sampling	348
17	Fundamentals of Pipelined ADCs	353
17.1	Binary Search Revisited	353
17.2	Basic Pipelining	355
17.3	Brief Review of Op Amp Models	357
17.4	Precision Multiply-by-2 Stages	361
17.4.1	Non-Flip-Around Amplifier	362
17.4.2	Flip-Around Amplifier	364
17.5	Multiplying DACs	366
17.5.1	Non-Flip-Around MDAC	366
17.5.2	Flip-Around MDAC	368
17.6	Basic Pipelined ADC	370
17.7	Concept of Residue	373
17.8	Multibit Pipelined Stages	376
17.9	Comparison of SAR and Pipelined ADCs	380
18	Nonidealities in Pipelined ADCs	383
18.1	General Considerations	383
18.1.1	MDAC Nonidealities	383
18.1.2	Residue Manipulations	383
18.2	Effect of Comparator Offset	386
18.2.1	Offset in the First Stage	386
18.2.2	Offset in Second Stage	386
18.3	Effect of Op-Amp Offset	391
18.4	Effect of Switch Charge Injection	392
18.4.1	Charge Injection in Non-Flip-Around MDAC	393
18.4.2	Charge Injection in Flip-Around MDAC	394
18.5	kT/C Noise	396
18.5.1	Non-Flip-Around MDAC	396
18.5.2	Flip-Around MDAC	396
18.6	Effect of Op-Amp Nonidealities	396
18.6.1	Finite Output Impedance and Bandwidth	396
18.6.2	Finite Op-Amp Gain	401
18.6.3	Op-Amp Noise	407
18.7	Effect of Capacitor Mismatch	412
18.8	Effect of the Reference Bounce	414
18.9	Timing Mismatch	415
19	Advanced SAR and Pipelining Techniques	418
19.1	Overlap in Hybrid Flash/SAR ADCs	418
19.1.1	Comparator Offset Revisited	418

19.1.2 Overlap and Redundancy	419
19.1.3 Effect of Timing Mismatch	422
19.1.4 Residue in Hybrid Flash/SAR ADCs	422
19.1.5 Effect of SAR Offset	423
19.2 1.5-Bit/Stage Pipelined ADCs	425
19.2.1 Basic Idea	425
19.2.2 Residue Behavior	427
19.2.3 Cascade Example	428
19.2.4 Omission of Resistor Ladder	430
19.3 Open-Loop Residue Amplification	431
19.4 Hybrid SAR/Pipelined ADCs	432
19.4.1 Hybrid Example 1	432
19.4.2 Hybrid Example 2	433
19.4.3 Hybrid Example 3	434
19.4.4 Hybrid Example 4	436
20 Interleaved ADCs	439
20.1 General Considerations	439
20.1.1 Basic Idea	439
20.1.2 Advantages of Interleaving	442
20.1.3 Disadvantages of Interleaving	443
20.2 Effect of Mismatches	443
20.2.1 Offset Mismatch	444
20.2.2 Gain Mismatch	446
20.2.3 Phase Mismatch	447
20.2.4 Bandwidth Mismatch	452
20.3 Charge Sharing and Interchannel Crosstalk	453
20.4 Interleaving Techniques	455
20.4.1 Two-Rank Interleaving	455
20.4.2 Reduction of Interchannel Crosstalk	456
20.5 Interchannel Mismatch Calibration	457
20.5.1 General Considerations	457
20.5.2 Foreground and Background Calibration	460
20.5.3 Offset Calibration	460
20.5.4 Gain Calibration	462
20.5.5 Phase Calibration	463
20.6 Clock Generation for Interleaved ADCs	471
21 Introduction to Oversampling ADCs	479
21.1 Quantization Noise Revisited	479
21.2 Basic Concepts	483
21.2.1 Q-Noise Model	483
21.2.2 Noise in a Feedback System	483
21.2.3 Simple Noise-Shaping ADC	485
21.2.4 Noise Shaping in Time Domain	487
21.3 Discrete-Time $\Delta\Sigma$ Modulator	488
21.3.1 Discrete-Time Integrator	488
21.3.2 First-Order $\Delta\Sigma$ Loop	492
21.3.3 Q-Noise Calculation	497
21.4 Continuous-Time First-Order $\Delta\Sigma$ Modulator	498
21.5 Second-Order $\Delta\Sigma$ Modulators	499
21.5.1 Basic Idea	499

Contents

xiii

21.5.2 Transfer Functions	499
21.5.3 Total Quantization Noise	502
21.6 Advantages of Oversampling	503
21.6.1 General Advantages	503
21.6.2 CT Modulator Advantages	503
21.7 Disadvantages of Oversampling	504
21.8 Performance Metrics	504
21.9 Properties of 1-Bit Quantizers	505
22 Basic Design of $\Delta\Sigma$ Modulators	509
22.1 First-Order DT Loop Design	509
22.1.1 Improved DT Integrator	509
22.1.2 First-Order Loop with 1-Bit Quantizer	512
22.2 Second-Order DT Loop with 1-Bit Quantizer	518
22.2.1 SNR Calculation	520
22.2.2 Additional Insights	521
22.3 First-Order Continuous-Time Loop Design	522
22.3.1 Basic Operation	522
22.3.2 Loop Waveforms	523
22.3.3 SNR Calculation	527
22.4 Second-Order Continuous-Time Loop Design	529
22.4.1 SNR Calculation	530
22.4.2 Integrator Output Swings	531
22.5 Generation of Nonoverlapping Clocks	531
23 Nonidealities in $\Delta\Sigma$ Modulators	534
23.1 DT Modulator Nonidealities	534
23.1.1 Capacitor Mismatch	534
23.1.2 kT/C Noise	535
23.1.3 Op-Amp Noise	537
23.1.4 Op-Amp Gain	538
23.1.5 Op-Amp Offset	540
23.1.6 Op-Amp Speed	542
23.1.7 Comparator Offset and Noise	545
23.1.8 Reference Settling	545
23.1.9 Clock Jitter	546
23.2 Problem of Idle Tones	547
23.3 Noise Folding Due to Nonlinearity	548
23.4 CT Modulator Nonidealities	550
23.4.1 Slew at Op Amp Output	550
23.4.2 Noise Sources	551
23.4.3 Resistive Load at Op Amp Output	553
23.4.4 Clock Jitter	553
23.4.5 Comparator Delay	555
23.5 Stability Considerations	557
24 Advanced Oversampling ADCs	559
24.1 Cascaded Modulators	559
24.1.1 Basic Idea	559
24.1.2 Higher-Order Cascades	562
24.1.3 Problem of Gain Error	563
24.1.4 Remedies for Gain Mismatch	565

24.2 $\Delta\Sigma$ Modulators with Multibit Quantizers	567
24.2.1 Basic Idea	567
24.2.2 Problem of DAC Nonlinearity	568
24.2.3 Data-Weighted Averaging	569
24.3 Modulators with Feedforward	573
24.4 Decimation Filtering	575
24.4.1 Basic Idea	575
24.4.2 Counter-Based Design	579
Index	582