

Index

- 1-Bit quantizer properties, 505
- 1.5-bit-per-stage MDAC, 425
- Acquisition time, 53
- ADC, 1
- ADC DNL, 242
- ADC ENOB, 247
- ADC figure of merit, 248
- ADC gain error, 241
- ADC INL, 243
- ADC offset, 241
- ADC SFDR, 248
- ADC SNDR, 246
- Adder-based code conversion, 258
- Advanced pipelining techniques, 418
- Advanced SAR ADCs, 330
- Advanced SAR techniques, 418
- Aliased components, 440
- Aliasing, 21
- Aliasing of harmonics, 62
- Amplifier with sampling, 363
- Amplitude error due to phase mismatch, 449
- Analog multiplexer, 159
- Analog offset cancellation, 119
- Analog-to-digital conversion, 1
- Asynchronous SAR ADCs, 330
- Background calibration, 460
- Bandwidth mismatch in interleaved ADCs, 452
- Binary search, 284, 353
- Binary search tree, 284
- Binary-weighted CDACs, 212
- Binary-weighted IDACs, 180
- Bootstrapped sampling circuit, 43
- Bootstrapped sampling switch, 43
- Bootstrapping capacitor, 44
- Bootstrapping imperfections, 49
- Bottom-plate sampling ADC, 299
- Bubble correction, 272
- Bubbles in thermometer code, 261
- Bulk connections, 48
- Capacitance density, 12
- Capacitance nonlinearity, 314
- Capacitor DACs, 210
- Capacitor mismatch, 534
- Capacitor mismatch in MDAC, 412
- Capacitor parasitics, 218
- Capacitor scaling, 519
- Capacitor structures, 10, 217
- Cascaded modulators, 559
- Cascaded-integrator-comb filter, 577
- Cascode current source, 191
- Cascode device, 48
- CDAC properties, 211
- CDAC speed limitations, 214
- CDACs, 210
- Channel area, 105
- Charge conservation, 6
- Charge injection, 36
- Charge injection in MDAC, 392
- Charge injection in SAR ADC, 301
- Charge sharing, 8, 49, 453
- Charge sharing in interleaved ADC, 453
- Charge-redistribution ADC, 290
- Clock boosting, 311
- Clock feedthrough, 35, 41
- Clock generation, 307, 334, 471, 531
- Clock jitter, 55, 546, 553
- Clocked comparator, 72
- Clocking in DACs, 154
- Coarse and fine delay control, 469
- Code transition, 236
- Column thermometer code, 193
- Common-mode generation by resistors, 299
- Comparator delay, 555
- Comparator design, 70
- Comparator design parameters, 84
- Comparator in a flash ADC, 253
- Comparator noise, 87, 137
- Comparator offset, 74, 252, 418, 545
- Comparator offset in flash ADCs, 260
- Comparator response, 322
- Comparator speed, 85
- Comparator waveforms, 131
- Complementary sampling switches, 31
- Continuous-time Delta-Sigma loop, 495
- Continuous-time first-order Delta-Sigma loop, 498
- Control logic for switches, 307
- Controlled positive feedback, 80
- Corruption due to phase mismatch, 451
- Current-steering DACs, 174
- DAC, 142
- DAC complexity reduction, 346
- DAC gain error, 145
- DAC glitch impulse, 151
- DAC kT/C noise, 316
- DAC offset, 144
- DAC output in SAR ADC, 286
- DAC performance parameters, 143
- DAC settling time, 150
- DAC SFDR, 152
- DAC SNDR, 152
- DAC waveforms in SAR aDC, 290
- DAC with supply inductance, 176
- Data-weighted averaging, 569

Index

583

- DC nonlinearity, 318
Decimation filter using a counter, 579
Decimation filtering, 575
Decision threshold, 236
Decoupling capacitor in RDACs, 169
Delta-Sigma modulator, 487
Delta-Sigma modulator design, 509
Delta-Sigma modulator nonidealities, 534
Delta-Sigma modulator performance metrics, 504
Delta-Sigma modulators with multibit quantizers, 567
Deterministic mismatches in IDACs, 178
Device stress, 66
Differential bottom-plate sampling DC, 303
Differential CDAC, 213
Differential comparators, 274
Differential delay control, 467
Differential flash ADCs, 273
Differential IDAC, 188
Differential integrator, 510
Differential nonlinearity, 145
Differential pipelined ADC, 357
Differential RDACs, 162
Differential sampler, 60
Differential sampling, 40
Differential switching in IDACs, 176
Differential top-plate sampling ADC, 298
Digital codes in DACs, 153
Digital offset cancelation, 123
Digital-to-analog conversion, 4
Digital-to-analog converter, 142
Discrete-time Delta-Sigma modulator, 488
Discrete-time integrator, 488
Distortion analysis, 33
Distortion due to asymmetry, 190
Distortion due to switch resistance, 29
Divide-by-2 circuit, 307
DNL profile, 195
Dummy cells in matrix architecture, 193
Dummy switches, 42
Dynamic errors in IDACs, 202
Dynamic nonidealities, 345
Dynamic nonlinearity, 55
Dynamic offset, 93
- Edge effects in MOSFETs, 178
Effect of offset on dynamic range, 445
Exponential growth, 74
- Feedforward in Delta-Sigma modulators, 573
Feedthrough to ladder, 269
First-order Delta-Sigma modulator, 492
First-order Delta-Sigma modulator design, 509, 522
Flash ADC, 251
Flash ADC characteristic, 251
Flash ADC front end, 253
Flash ADC nonidealities, 260
- Flip-around amplifier, 364
Flip-around MDAC, 368
Folded ladder, 163
Foreground calibration, 460
Four-channel interleaved ADC, 441
Fringe capacitors, 12, 222
Full adder, 258
Full scale, 236
- Gain calibration, 462
Gain error, 14, 36, 211
Gain error in cascaded modulators, 563
Gain error in SAR ADC, 317
Gain mismatch in frequency domain, 446
Gain mismatch in interleaved ADCs, 446
Gaussian surface, 8
Gradients in IDACs, 194
Gradients in RDACs, 163
Gray code, 252
Gray coding in flash ADC, 264
Ground line voltage drop, 197
Ground resistance, 199
Ground tapering in IDACs, 199
- Half adder, 258
Harmonic distortion, 15, 29, 60
Harmonic distortion in IDAC, 187
Harmonics, 15
High-impedance node, 8
High-order cascades, 562
Hold mode, 45
Hybrid flash/SAR ADCs, 338
Hybrid SAR/pipelined ADCs, 432
- IDAC implementation, 178
IDAC INL calculation, 182
IDAC nonlinearity, 186, 188
IDAC speed limitations, 200
IDAC unit cell, 192
IDACs, 174
Ideal interleaved sampling, 439
Ideal sampler, 20
Idle tones, 547
INL computation for IDAC, 182
Input and output spectra of interleaved channels, 440
Input buffer, 268
Input offset, 84
Input offset storage, 122
Integral nonlinearity, 147
Integrator swing reduction, 516
Integrator transfer function, 490
Interchannel crosstalk, 453
Interface between StrongArm latch and decoder, 255
Interleaved ADCs, 439
Interleaved channels with different offsets, 444
Interleaved samplers, 452

- Interleaving advantages, 442
- Interleaving disadvantages, 443
- Interpolation in flash ADCs, 281
- Kickback noise, 88, 98, 137, 252, 265
- Kickback noise in flash ADC, 265
- Kickback noise reduction, 267
- kT/C noise, 38, 61, 535
- kT/C noise in MDAC, 396
- Ladder model, 268
- Lateral capacitors, 221
- Linearity, 54
- Local logic including a latch, 196
- MASH, 562
- Matched transistors, 70
- Matching issues in IDACs, 177
- Matrix architecture, 231
- Matrix IDACs, 192
- MDAC, 361, 366
- MDAC nonidealities, 383
- Memory effect in IDACs, 206
- Metastability, 107, 134, 262, 323
- Metastability in current-steering comparators, 107
- Metastability in SAR ADCs, 333
- Metastability in StrongArm comparator, 111
- Mismatch, 71
- Mismatch calibration, 457
- Mismatch shaping, 570
- Mismatches in interleaved ADCs, 443
- Missing code, 260
- Monotonic switching, 346
- MOS cap, 217
- MOS capacitor, 10
- Multibit pipelined stages, 376
- Multilayer capacitors, 219
- Multiply-by-2 stage, 361
- MUX, 159
- MUX decoder, 256
- Noise folding, 548
- Noise in a feedback system, 483
- Noise in amplification mode, 115
- Noise in StrongArm comparator, 112
- Noise in time domain, 113
- Noise shaping, 485
- Noise shaping in time domain, 487
- Noise transfer function, 483
- Non-flip-around amplifier, 362
- Non-flip-around MDAC, 366
- Nonidealities in pipelined ADCs, 383
- Nonlinear capacitance, 35
- Nonlinear settling, 543
- Nonlinearity, 14
- Nonmonotonicity, 149
- Nonoverlapping clocks, 531
- Nyquist zones, 62
- Nyquist's theorem, 21
- Nyquist-rate ADCs, 236
- Offset, 13
- Offset, 70
- Offset calibration, 460
- Offset cancellation, 119
- Offset cancellation in StrongArm comparator, 125
- Offset in a differential pair, 13
- Offset in MDAC, 386
- Offset in SAR ADC, 317
- Offset mismatch in interleaved ADCs, 444
- Offset optimization, 132
- Offset voltage in current sources, 179
- On-resistance variation, 34
- ONEs-counter decoder, 257
- Op amp models, 357
- Op-amp gain in MDAC, 401
- Op-amp noise, 537
- Op-amp noise in MDAC, 407
- Op-amp nonidealities in MDAC, 396
- Op-amp offset, 391
- Op-amp slewing, 550
- Open-loop residue amplification, 431
- Output offset storage, 119
- Output resistance in IDACs, 174
- Overlap and redundancy, 346, 418
- Oversampling ADCs, 479
- Oversampling advantages, 503
- Oversampling disadvantages, 504
- Parallel-plate capacitor, 10
- Phase calibration, 463
- Phase mismatch in interleaved ADCs, 447
- Pipelined ADCs, 353
- Pipelined as assembly line, 355
- Pipelined chain, 370
- Pipelining in flash ADC, 263
- Pointer register in SAR ADC, 288
- Positive feedback, 74
- Power distribution in iDACs, 196
- Power-speed trade-off, 442
- Quantization, 2, 237, 284
- Quantization error, 237
- Quantization noise, 3, 239, 479
- Quantization noise calculation, 497
- Quantization noise model, 483
- Quantization noise spectrum, 482
- Quantizer, 2
- Quantizer output spectrum, 479
- R-2R IDCAs, 183
- Random asymmetries, 70
- Random mismatches in CDACs, 216
- Random mismatches in IDACs, 179

Index

585

- Random mismatches in RDACs, 165
- RDAC speed limitations, 160
- RDCAs, 158
- Reference bounce in CDACs, 222
- Reference bounce in IDACs, 200
- Reference bounce in pipelined ADCs, 414
- Reference bounce in RDACs, 168
- Reference bounce in SAR ADC, 319
- Reference buffer, 170, 223
- Reference noise, 320
- Reference settling, 545
- Regeneration, 77
- Regeneration time constant, 78
- Residue, 286
- Residue in hybrid flash/SAR ADC, 422
- Residue in pipelined ADC, 357, 373
- Residue manipulations, 383
- Resistor ladder, 158
- Resistor-ladder DACs, 158
- Ring counter, 307
- ROM decoder, 254
- Row thermometer code, 193
- RS latch, 98, 133
- Sample-and-hold function, 21
- Sampler input current, 67
- Sampler time constant, 24
- Sampling circuit design, 60
- Sampling circuit design procedure, 61
- Sampling circuits, 20
- Sampling in flash ADCs, 253
- Sampling rate, 20
- SAR ADC, 284
- SAR ADC nonidealities, 310
- SAR ADC speed limitations, 322
- SAR ADC structure, 284
- SAR ADC using CDAC, 290
- SAR ADC with data register, 284
- SAR ADCs with multibit quantizers, 334
- SAR and pipelined comparison, 380
- SAR logic, 287, 307
- SAR logic using RS latch, 288
- SAR offset, 423
- SAR register, 284
- Second-order Delta-Sigma modulator, 499
- Second-order Delta-Sigma modulator design, 518
- Segmented IDACs, 184
- Signal distribution in IDACs, 196
- Signal-to-noise ratio, 3, 60, 239
- Simulation of comparator noise, 117
- Sinc droop, 22
- SNR calculation, 517, 520
- Source follower, 269
- Sources of mismatch, 448
- Speed optimization, 132
- Speed-power trade-off, 442
- Split CDACs, 224
- Stability, 557
- Static nonidealities, 342
- Static nonlinearity, 55
- StrongArm comparator, 89, 94, 96, 129
- Switch junction capacitance, 312
- Switch resistance, 310
- Switched-capacitor circuits, 6
- Switching action in IDACs, 175
- Tapering in SAR ADCs, 326
- Thermometer code, 180
- Thermometer to 1-of- n decoder, 254
- Thermometer-to-binary conversion, 254, 259
- Thermometer-to-Gray code conversion, 265
- Thermometric CDACs, 212
- Thermometric DAC, 180
- Thermometric IDACs, 180
- Three-level sampling, 348
- Time trellis, 287
- Time-interleaved channels, 439
- Timing mismatch, 422
- Timing mismatch in flash ADC, 270
- Timing mismatch in pipelined ADCs, 415
- Tones due to gain mismatch, 451
- Tones due to offset mismatch, 444
- Tones due to phase mismatch, 451
- Top-plate sampling, 290
- Top-plate sampling ADC, 293
- Total harmonic distortion, 17, 55
- Track mode, 45
- Track-and-hold circuit, 23
- Track-mode distortion, 62
- Transistor mismatch, 102
- Transistor sizing in IDCs, 192
- Two-rank interleaving, 455
- U-shaped flash ADC, 280
- Uniform sampling, 2
- Variable-delay line, 465
- Virtual ground, 10
- Zero-order hold, 21