

# CONTENTS

<i>Preface</i>	xxv
<i>Acknowledgment</i>	xxix
<b>1 INTRODUCTION TO DIGITAL SYSTEMS ENGINEERING</b>	<i>page</i> 1
<b>1.1</b> Why Study Digital Systems Engineering?	2
<b>1.2</b> An Engineering View of a Digital System	4
<b>1.2.1</b> Feeds and Speeds	5
<b>1.2.2</b> Signaling Conventions	6
Signaling Speed, 7 • Signaling Power, 7 • Signal Integrity, 8 • Other Signaling Conventions, 8	
<b>1.2.3</b> Timing and Synchronization	8
Synchronous Timing, 8 • Pipelined Timing, 9 • Closed-Loop Timing, 9 • Clock Distribution, 9 • Synchronization, 10	
<b>1.2.4</b> Power Distribution	10
<b>1.2.5</b> Noise	10
<b>1.2.6</b> A Systems View of Circuits	12
<b>1.3</b> Technology Trends and Digital Systems Engineering	12
<b>1.3.1</b> Moore's Law	12
<b>1.3.2</b> Scaling of Chip Parameters	16
<b>1.3.3</b> Scaling of Wires	17
Scaling of Power Distribution, 18 • Scaling of On-Chip Communication, 18 • Scaling of Off-Chip Communication, 19	
<b>1.3.4</b> High Levels of Integration Permit New Approaches	21
<b>1.3.5</b> Digital Systems Problems and Solutions Continue to Change	21
<b>1.4</b> Organization of this Book	22
<b>1.5</b> Bibliographic Notes	22
<b>1.6</b> Exercises	22

<b>2</b>	<b>PACKAGING OF DIGITAL SYSTEMS</b>	25
2.1	A Typical Digital System	27
2.2	Digital Integrated Circuits – On-Chip Wiring	29
2.3	Integrated Circuit Packages	30
2.3.1	Wire Bonds and Solder Balls	30
2.3.2	Package Types	32
2.3.3	Package Manufacturing Processes	35
2.3.4	Multichip Modules	36
2.3.5	A Typical Package Model	36
	Physical Construction, 36 • Package Electrical Model, 37	
2.4	Printed Circuit Boards	39
2.4.1	PC Board Construction	40
2.4.2	Electrical Properties	41
2.4.3	Manufacturing Process	42
2.4.4	Vias	42
2.4.5	Dimensional Constraints	44
2.4.6	Mounting Components: Surface-Mount and Through-Hole	44
2.4.7	Sockets	46
2.5	Chassis and Cabinets	47
2.6	Backplanes and Mother Boards	48
2.6.1	Daughter Cards	48
2.6.2	Backplanes	48
2.7	Wire and Cable	49
2.7.1	Wires	49
2.7.2	Signaling Cables	51
	Coaxial Cable, 51 • Ribbon Cable, 52 • Twisted Pair, 53 • Flex-Circuit Cable, 53	
2.7.3	Bus Bars	53
2.8	Connectors	54
2.8.1	PC Board Connectors	55
2.8.2	Interposers	56
2.8.3	Elastomeric Connectors	57
2.8.4	Power Connectors	58
2.8.5	Wire and Cable Connectors	58
	Wire Harness Connectors, 58 • Coaxial Connectors, 60 • Ribbon-Cable Connectors, 60 • Methods of Attachment, 61	

<b>2.9</b>	Optical Communication	62
<b>2.9.1</b>	Optical Transmitters	63
	LEDs, 63 • Laser Diodes, 63	
<b>2.9.2</b>	Optical Fiber	64
	Multimode Fiber, 65 • Single-Mode Fiber, 66 • Optical Connectors, 66	
<b>2.9.3</b>	Optical Receivers	67
<b>2.9.4</b>	Multiplexing	68
	Wavelength-Division Multiplexing, 68 • Time-Division Multiplexing, 69	
<b>2.9.5</b>	Optical Amplifiers	70
<b>2.9.6</b>	Free-Space Optical Interconnect	70
<b>2.10</b>	Radio Communication	71
<b>2.10.1</b>	A Typical Digital Radio	71
<b>2.10.2</b>	The Power Equation	72
<b>2.10.3</b>	Modulation	74
	Amplitude Modulation, 74 • Phase Modulation (PM), 74 • Frequency Modulation, 75 • Code-Division Multiple Access (CDMA), 75	
<b>2.10.4</b>	Multipath	76
<b>2.11</b>	Bibliographic Notes	77
<b>2.12</b>	Exercises	77
<b>3</b>	<b>MODELING AND ANALYSIS OF WIRES</b>	79
<b>3.1</b>	Geometry and Electrical Properties	81
<b>3.1.1</b>	Resistance	81
<b>3.1.2</b>	Capacitance	82
<b>3.1.3</b>	Inductance	84
<b>3.2</b>	Electrical Models of Wires	84
<b>3.2.1</b>	The Ideal Wire	84
<b>3.2.2</b>	The Transmission Line	85
	Partial Differential Equation, 85 • Impedance of an Infinite Line, 86 • Frequency-Domain Solution, 87 • Signal Returns, 87 • Lumped Models of Transmission Lines, 88	
<b>3.3</b>	Simple Transmission Lines	88
<b>3.3.1</b>	Lumped Wires	88
	Lumped Capacitive Loads, 88 • Lumped Resistive Lines, 89 • Lumped Inductive Lines, 90 • Lumped Models of Impedance Discontinuities, 90	
<b>3.3.2</b>	RC Transmission Lines	90

	Step Response of an RC Line, 91 • Low-Frequency RC Lines, 92	
<b>3.3.3</b>	Lossless LC Transmission Lines Traveling Waves, 92 • Impedance, 93 • Driving LC Transmission Lines, 93 • Reflections and the Telegrapher's Equation, 95 • Some Common Terminations, 96 • Source Termination and Multiple Reflections, 97 • Arbitrary Termination, 97 • Standing Waves, 99 • Summary, 100	92
<b>3.3.4</b>	Lossy LRC Transmission Lines Wave Attenuation, 100 • DC Attenuation, 101 • Combined Traveling Wave and Diffusive Response, 102 • The Skin Effect, 103	100
<b>3.3.5</b>	Dielectric Absorption	105
<b>3.4</b>	Special Transmission Lines	106
<b>3.4.1</b>	Multidrop Buses	106
<b>3.4.2</b>	Balanced Transmission Lines	108
<b>3.4.3</b>	Common- and Differential-Mode Impedance	110
<b>3.4.4</b>	Isolated Lines AC Coupling, 112 • Optical Isolation, 113	111
<b>3.5</b>	Wire Cost Models	113
<b>3.5.1</b>	Wire Area Costs	114
<b>3.5.2</b>	Terminal Costs	116
<b>3.6</b>	Measurement Techniques	117
<b>3.6.1</b>	Time-Domain Measurements The Time-Domain Reflectometer, 117 • Rise Time and Resolution, 119 • Lumped Discontinuities, 120 • Transmission Measurements, 121 • Cross Talk Measurements, 121	117
<b>3.6.2</b>	Network Analysis	122
<b>3.6.3</b>	CAD Tools for Characterizing Wires Spreadsheets, 124 • Two-Dimensional Electromagnetic Field Solvers, 124 • Signal Integrity Software Packages, 125 • 3D Electromagnetic Field Solvers, 126	124
<b>3.7</b>	Some Experimental Measurements	126
<b>3.7.1</b>	Frequency-Dependent Attenuation in a PC Board Trace DC Resistance and Attenuation Calculations, 127 • High-Frequency Attenuation Factors, 128	127
<b>3.7.2</b>	Cross Talk in Coupled Lines Coupled Embedded Striplines, 131 • Coupled	131

	Inhomogeneous Lines, 133 • Coupling Between Lines at Right Angles, 134	
<b>3.7.3</b>	Inductive and Capacitive Discontinuities	134
<b>3.7.4</b>	Measurement of IC Package Parasitics	138
<b>3.7.5</b>	Measurement Practice	142
<b>3.8</b>	Bibliographic Notes	142
<b>3.9</b>	Exercises	143
<b>4</b>	<b>CIRCUITS</b>	148
<b>4.1</b>	MOS Transistors	149
<b>4.1.1</b>	MOS Device Structure	150
<b>4.1.2</b>	Current–Voltage Characteristics	151
	Threshold Voltage, 151 • Resistive Region, 152 • Saturation Region, 152 • p-Channel FETs, 153 • Channel-Length Modulation, 154 • Body Effect, 155 • Velocity Saturation, 156 • Subthreshold Conduction, 156 • Typical I–V Curves, 157 • Enhancement and Depletion Devices, 158	
<b>4.1.3</b>	Parameters for a Typical 0.35- $\mu\text{m}$ CMOS Process	158
<b>4.2</b>	Parasitic Circuit Elements	159
<b>4.2.1</b>	Parasitic Capacitors	160
	Gate Capacitance, 160 • Source and Drain Diodes, 162	
<b>4.2.2</b>	Parasitic Resistance	162
<b>4.2.3</b>	A Typical Device	163
<b>4.2.4</b>	SPICE Models	163
<b>4.3</b>	Basic Circuit Forms	165
<b>4.3.1</b>	Switch Networks	166
	Pass Gates, 166 • Logic with Switches, 167 • Circuits Using Switches, 167 • Transient Analysis of Switch Networks, 168	
<b>4.3.2</b>	The Static CMOS Gate	170
	Inverter DC Transfer Characteristics, 170 • Inverter Gain, 172 • Transient Response, 173 • Propagation Delay and Nonzero Rise Time, 176 • The Effect of Input Rise Time on Delay, 177 • Asymmetrical Sizing, 178 • Miller-Effect Capacitance, 179 • Gain–Bandwidth Product, 180 • The Exponential Horn, 181 • SPICE Simulations of Gates, 182	
<b>4.3.3</b>	Dynamic Circuits	184
	The Dynamic Latch, 184 • Precharged Gates, 186 • Domino Logic, 187 • Dual-Rail Domino, 189 • Bootstrap Circuits, 190	

4.3.4	Source Followers and Cascodes Source Follower, 192 • Cascode, 194	191
4.3.5	Current Mirrors The Basic Current Mirror, 196 • The Cascode Current Mirror, 197	195
4.3.6	The Source-Coupled Pair V-I Characteristics of the Source-Coupled Pair, 199 • Differential Circuit Analysis, 200 • Differential Loads, 201 • Mode Coupling, 202 • FET Resistors, 203 • A Simple Differential Amplifier, 204	199
4.3.7	Regenerative Circuits and Clocked Amplifiers	207
4.4	Circuit Analysis	210
4.4.1	Qualitative Circuit Analysis Qualitative Analysis of a Differential Amplifier, 210 • Qualitative Analysis of a Voltage-Controlled Oscillator, 211	210
4.4.2	Power Dissipation Power Dissipation of a Static CMOS Gate, 212 • Energy-Delay Product of a CMOS Gate, 213 • AC Versus DC Power, 214 • Power Dissipation of Source-Coupled FET Logic, 215	212
4.5	Bibliographic Notes	215
4.6	Exercises	216
<b>5</b>	<b>POWER DISTRIBUTION</b>	221
5.1	The Power Supply Network	222
5.1.1	Local Loads and Signal Loads Local Loads, 224 • Signal Loads, 224	224
5.1.2	Inductive Power Supply Noise	225
5.2	Local Regulation	228
5.2.1	Clamps and Shunt Regulators	228
5.2.2	Series Regulators Linear Regulator, 231 • Switching Regulator, 233	230
5.3	Logic Loads and On-Chip Power Supply Distribution	237
5.3.1	Logic Current Profile	237
5.3.2	IR Drops	240
5.3.3	Area Bonding	242
5.3.4	Metal Migration	243
5.3.5	On-Chip Bypass Capacitors	243
5.3.6	Symbiotic Bypass Capacitance	244

<b>5.4</b>	Power Supply Isolation	245
<b>5.4.1</b>	Supply-Supply Isolation	245
<b>5.4.2</b>	Signal-Supply Isolation	246
<b>5.5</b>	Bypass Capacitors	247
<b>5.6</b>	Example Power Distribution System	249
<b>5.7</b>	Bibliographic Notes	256
<b>5.8</b>	Exercises	256
<b>6</b>	<b>NOISE IN DIGITAL SYSTEMS</b>	260
<b>6.1</b>	Noise Sources in a Digital System	261
<b>6.2</b>	Power Supply Noise	263
<b>6.2.1</b>	Single Supply Noise	264
<b>6.2.2</b>	Differential Supply Noise	266
<b>6.2.3</b>	Internal and External Supply Noise	267
<b>6.3</b>	Cross Talk	267
<b>6.3.1</b>	Cross Talk to Capacitive Lines Coupling to a Floating Line, 268 • Coupling to a Driven Line, 269 • Typical Capacitance Values, 270 • Capacitive Cross Talk Countermeasures, 271	268
<b>6.3.2</b>	Cross Talk to Transmission Lines Capacitive and Inductive Coupling of Transmission Lines, 272 • Lumped Inductive Coupling, 274 • Near- and Far-End Cross Talk, 274 • Typical Coupling Coefficients, 276 • Transmission Line Cross Talk Countermeasures, 277	272
<b>6.3.3</b>	Signal Return Cross Talk	278
<b>6.3.4</b>	Power Supply Cross Talk	280
<b>6.4</b>	Intersymbol Interference	280
<b>6.4.1</b>	Impedance Mismatch and Reflections	281
<b>6.4.2</b>	Resonant Transmitter Circuits	282
<b>6.4.3</b>	Inertial Delay and Hidden State	282
<b>6.5</b>	Other Noise Sources	285
<b>6.5.1</b>	Alpha Particles	286
<b>6.5.2</b>	Electromagnetic Interference	288
<b>6.5.3</b>	Process Variation Typical Process Variations, 289 • Inverter Offset, 289 • Inverter Compensation, 290 • Differential Pair Offset, 290	288
<b>6.5.4</b>	Thermal (Johnson) Noise	291

6.5.5	Shot Noise	291
6.5.6	Flicker or $1/f$ Noise	292
6.6	Managing Noise	292
6.6.1	Bounded Noise and Noise Budgets Proportional Noise Sources, 293 • Fixed Noise Sources, 294 • Overall Noise Budgets, 295	292
6.6.2	Gaussian Noise and Bit Error Rates	296
6.7	Bibliographic Notes	298
6.8	Exercises	298
<b>7</b>	<b>SIGNALING CONVENTIONS</b>	<b>304</b>
7.1	A Comparison of Two Transmission Systems	306
7.1.1	Signal Energy and System Power	308
7.1.2	Noise Immunity Versus Noise Margin	308
7.1.3	Delay	311
7.1.4	Discussion	312
7.2	Considerations in Transmission System Design	313
7.3	Signaling Modes for Transmission Lines	314
7.3.1	Transmitter Signaling Methods Current-Mode Transmission, 315 • Voltage-Mode Transmission, 316 • Transmitter Signal-Return Cross Talk, 316 • Bipolar Versus Unipolar Signaling, 318 • Transmitter-Generated References, 319	315
7.3.2	Receiver Signal Detection Generating the Receiver Reference, 320 • Receiver Return Cross Talk, 321 • Power Supply Noise, 322	320
7.3.3	Source Termination Noise Considerations, 325 • Power Dissipation, 325 • Current-Mode Source Termination, 326	323
7.3.4	Underterminated Drivers	327
7.3.5	Differential Signaling Symmetric Transmission Lines, 330	328
7.4	Signaling Over Lumped Transmission Media	331
7.4.1	Signaling Over a Capacitive Transmission Medium Voltage-Mode Signaling, 332 • Current-Mode Signaling, 333 • Resistive Voltage Divider, 333 • Pulsed Signaling, 334 • Return-to-Zero (Precharged) Pulsed Signaling, 335 • Band-Limited Pulsed Signaling, 336 • References, 336	331
7.4.2	Signaling over Lumped LRC Interconnect Rise-Time Control, 339 • Adding Parallel Termination, 342 • Reducing Power Supply Noise, 343	337



<b>7.5</b>	Signal Encoding	344
7.5.1	Number of Signal Levels	345
7.5.2	Signal Magnitude	347
	Hysteresis, 347	
7.5.3	Signal Transfer Function	348
7.5.4	Error Correcting Codes	349
7.5.5	Pulsed Signaling	350
7.5.6	Signal Level and Delay	351
<b>7.6</b>	Bibliographic Notes	352
<b>7.7</b>	Exercises	353
<b>8</b>	<b>ADVANCED SIGNALING TECHNIQUES</b>	356
<b>8.1</b>	Signaling over RC Interconnect	357
8.1.1	Circuit Model	357
8.1.2	Repeaters	359
8.1.3	Increasing Wire Width and Spacing	360
8.1.4	Overdrive of Low-Swing RC Lines	361
<b>8.2</b>	Driving Lossy LC Lines	362
8.2.1	The Lone Pulse	363
8.2.2	Equalization of LRC Lines	364
<b>8.3</b>	Simultaneous Bidirectional Signaling	366
8.3.1	Current-Mode Bidirectional Signaling	367
8.3.2	Bidirectional Signaling Waveforms	368
8.3.3	Differential Simultaneous Bidirectional Signaling	368
8.3.4	Voltage-Mode Simultaneous Bidirectional Signaling	370
8.3.5	Reverse-Channel Cross Talk	371
<b>8.4</b>	AC and N of M Balanced Signaling	372
8.4.1	Terminology	372
	DC Offset, 372 • Run Length, 373 • Disparity or Digital-Sum Variation (DSV), 374	
8.4.2	Codes for DC-Balancing Signals	374
	Nonoverlapping Block Codes, 374 • Running-Disparity Encoding, 375 • Framing, 377 • Burst-Error Length, 377 • The 8b/10b Code, 378 • DC Restoration, 379	
8.4.3	Spatial N of M Balanced Signaling	379
	Coding Efficiency, 380 • Systematic Encoding, 380	
<b>8.5</b>	Examples	381
8.5.1	Logic Signaling	382
8.5.2	SRAM Bit Lines	383
8.5.3	Signaling Over Long On-Chip Wires	385

8.5.4	Signaling Chip-to-Chip on a Board	387
8.5.5	Signaling across a Cable	389
8.6	Bibliographic Notes	392
8.7	Exercises	392
<b>9</b>	<b>TIMING CONVENTIONS</b>	394
9.1	A Comparison of Two Timing Conventions	396
9.1.1	Skew and Jitter Analysis	398
9.1.2	Allowable Clock Rates	399
9.1.3	Discussion	400
9.2	Considerations in Timing Design	400
9.3	Timing Fundamentals	401
9.3.1	Timing Nomenclature Delay and Transition Times, 401 • Periodic Signals, 401 • Maximum Absolute Value, Peak-to-Peak, and RMS, 403	401
9.3.2	Timing Properties of Delay Elements	403
9.3.3	Timing Properties of Combinational Logic	405
9.3.4	Timing Properties of Clocked Storage Elements Edge-Triggered Flip-Flop, 406 • Level-Sensitive Latch, 407 • Double-Edge-Triggered Flip-Flop, 408	406
9.3.5	The Eye Diagram	409
9.4	Encoding Timing: Signals and Events	411
9.4.1	Encoding Aperiodic Events Dual-Rail Signaling, 411 • Return-to-Zero (RZ)/Nonreturn-to-Zero (NRZ) Signaling, 412 • Clocked Signaling and Bundling, 412 • Ternary Signaling, 413	411
9.4.2	Encoding Periodic Signals Required Transition Frequency, 414 • Bit Stuffing, 414 • Phase-Encoding, 414	413
9.5	Open-Loop Synchronous Timing	415
9.5.1	Global Clock, Edge-Triggered Timing Minimum Delay Constraint, 416 • Maximum Delay Constraint, 417	416
9.5.2	Level-Sensitive Clocking Basic Two-Phase Clocking, 418 • Borrowing Time, 419 • Effect of Skew, 420 • Qualified Clocks, 420 • Signal Labeling for Two-Phase Clocking, 421 • Single-Phase or Zero Nonoverlap Clocking, 422	418
9.5.3	Pipeline Timing Optimum Clock Delay, 425 • Level-Sensitive Pipeline Timing, 426 • Pipelines With Feedback, 427	423

<b>9.6</b>	<b>Closed-Loop Timing</b>	428
<b>9.6.1</b>	<b>A Simple Timing Loop</b>	428
	Residual Error, 429 • Loop Dynamics, 429	
<b>9.6.2</b>	<b>Phase Comparators</b>	430
	Flip-Flop Phase Comparator, 431 • Exclusive-OR (XOR) Phase Comparator, 433 • Sequential Phase and Frequency Comparator, 434	
<b>9.6.3</b>	<b>Variable Delay Line</b>	436
<b>9.6.4</b>	<b>Bundled Closed-Loop Timing</b>	436
	Canceled and Uncanceled Sources of Timing Uncertainty, 438 • Integrating Receivers, 438	
<b>9.6.5</b>	<b>Per-Line Closed-Loop Timing</b>	439
<b>9.6.6</b>	<b>Phase-Locked Loops</b>	441
	Voltage-Controlled Oscillators, 442 • Frequency Comparator, 443 • Loop Dynamics and Loop Filter, 444 • Reducing Jitter with a Phase-Locked Loop, 446	
<b>9.6.7</b>	<b>Oversampling Clock Recovery</b>	447
<b>9.7</b>	<b>Clock Distribution</b>	449
<b>9.7.1</b>	<b>Off-Chip Clock Distribution</b>	449
	Clock Distribution Trees, 450 • Phase-Locked Clock Distribution Networks, 451 • Salphasic Clock Distribution, 452 • Round-Trip Distribution, 453	
<b>9.7.2</b>	<b>On-Chip Clock Distribution</b>	454
	On-Chip Clock Trees, 454 • Mesh Distribution, 456 • Jitter in On-Chip Clock Distribution, 457	
<b>9.8</b>	<b>Bibliographic Notes</b>	458
<b>9.9</b>	<b>Exercises</b>	458
<b>10</b>	<b>SYNCHRONIZATION</b>	462
<b>10.1</b>	<b>A Comparison of Three Synchronization Strategies</b>	463
<b>10.2</b>	<b>Synchronization Fundamentals</b>	465
<b>10.2.1</b>	<b>Uses of Synchronization</b>	466
	Arbitration of Asynchronous Signals, 466 • Sampling Asynchronous Signals, 466 • Crossing Clock Domains, 467	
<b>10.2.2</b>	<b>Synchronization Failure and Metastability</b>	468
	Synchronizer Dynamics and Synchronization Time, 468 • Metastability, 469 • Probability of Synchronization Failure, 469 • Example Synchronizer Calculation, 470 • Completion Detection, 470 • Common Synchronizer Mistakes, 471	
<b>10.2.3</b>	<b>Clock Domains</b>	472

	Independent Clock Rates, 473 • Simplified Clock Distribution, 473 • Pipelined Signal Timing Eliminates Cable Delay Constraints, 473 • Aperiodic Clocks, 473	
<b>10.2.4</b>	Classification of Signal–Clock Synchronization	473
<b>10.3</b>	Synchronizer Design	475
<b>10.3.1</b>	Mesochronous Synchronizers	475
	Delay-Line Synchronizer, 475 • Two-Register Synchronizer, 476 • FIFO Synchronizer, 477 • Brute-Force Synchronization, 480	
<b>10.3.2</b>	Plesiochronous Synchronizers	480
	A Plesiochronous FIFO Synchronizer, 480 • Data Rate Mismatch, 481 • Detecting Phase Slip, 482 • Null Symbols and Flow Control, 483	
<b>10.3.3</b>	Periodic Asynchronous Synchronizers	483
	Clock Predictor Circuit, 484 • Periodic Synchronizer, 484	
<b>10.3.4</b>	General Purpose Asynchronous Synchronizers	485
	Waiting Synchronizer, 485 • Asynchronous FIFO Synchronizer, 485	
<b>10.4</b>	Asynchronous Design	486
<b>10.4.1</b>	Stoppable Clocks	487
<b>10.4.2</b>	Asynchronous Signaling Protocols	489
	Four-Phase Asynchronous Signaling, 489 • Two-Phase Asynchronous Signaling, 489 • The Weak Conditions, 490	
<b>10.4.3</b>	Asynchronous Module Design Methods	492
	State Diagrams, 492 • Concurrency and Choice, 494 • Trajectory Maps for Designing Asynchronous Sequential Logic, 495 • Set–Reset Excitation Equations, 497 • Arbitration and Circuits with Choice, 498 • Delay-Insensitive versus Matched-Delay Modules, 500	
<b>10.4.4</b>	Composition of Asynchronous Circuits	502
	Asynchronous Combinational Blocks, 502 • Align Blocks and Self-Timed Pipelines, 503 • Cyclic Asynchronous Circuits, 508	
<b>10.5</b>	Bibliographic Notes	510
<b>10.6</b>	Exercises	511
<b>11</b>	<b>SIGNALING CIRCUITS</b>	514
<b>11.1</b>	Terminations	515
<b>11.1.1</b>	On-Chip Versus Off-Chip Termination	515

11.1.2	FET Terminations	516
11.1.3	Adjustable Terminators Digital Versus Analog Adjustment, 518 • Binary Versus Thermometer Digital Adjustment Codes, 519	517
11.1.4	Automatic Terminator Adjustment Automated Adjustment Controllers, 520 • Thermometer-Coded Controllers, 521 • Self-Series Termination Control, 521	519
11.2	Transmitter Circuits	522
11.2.1	Voltage-Mode Driver Break-Before-Make Action, 524 • Pulse-Generating Driver, 525 • Tristate Driver, 525 • Open-Drain Outputs, 526	523
11.2.2	Self-Series-Terminating Drivers	528
11.2.3	Current-Mode Drivers Saturated FET Driver, 529 • Current-Mirror Drivers, 530 • Differential Current-Steering Driver, 530 • Bipolar Current-Mode Drivers, 532	529
11.2.4	Rise-Time Control Segmented Current Driver, 533 • The Problem with RC Rise-Time Control, 533 • Segmented Voltage Driver, 534 • Segmented Self-Series Terminated Driver, 535	533
11.2.5	Drivers for Lumped Loads On-Chip Drivers for Capacitive Loads, 536 • Off-Chip Drivers for LRC Loads, 537	536
11.2.6	Multiplexing Transmitters	537
11.3	Receiver Circuits	540
11.3.1	Receivers Using Static Amplifiers The Inverter As a Receiver, 542 • Source-Coupled FET Receivers, 543	542
11.3.2	Receivers Using Clocked Differential Amplifiers	544
11.3.3	Integrating Amplifiers An Integrating Amplifier, 545 • Receiver Impulse Response, 545 • A Matched-Filter Receive Amplifier, 546	545
11.3.4	Demultiplexing Receivers	547
11.4	Electrostatic Discharge (ESD) Protection	548
11.4.1	ESD Failure Mechanisms Field-Induced Failures, 550 • Thermally Induced Failures, 551	550

11.4.2	ESD Protection Devices	552
	Primary Shunt, 552 • Series Resistor, 555 • Secondary Shunt, 556 • Protecting Output Drivers, 556 • Guard Rings, 557 • Wiring and Contacting, 558	
11.5	An Example Signaling System	559
11.5.1	Transmitter	559
	Multiphase Clock Generator, 559 • Output Driver, 560 • Bias Generator, 561 • Predriver, 562 • Latches and Pass-Gate Clocking Network, 563 • Package Model, 563 • Transmission Line Model, 564 • Simulation Results for Package and Transmission-Line Models, 564 • Termination Schemes, 565 • Effectiveness of Slew-Rate Control, 566 • Noise Modeling, 566	
11.5.2	Receiver	567
	Phase Shifter and Multiphase Clock Generator, 568 • Samplers, 569 • Retiming Latches, 569 • Clock Adjuster, 569	
11.6	Bibliographic Notes	571
11.7	Exercises	571
12	<b>TIMING CIRCUITS</b>	573
12.1	Latches and Flip-Flops	574
12.1.1	Level-Sensitive Latches	574
	Dynamic Latches, 574 • CMOS Static Storage Element, 576 • CMOS Static Latches, 577	
12.1.2	Edge-Triggered Flip-Flops	579
	Auxiliary Control Inputs, 580 • True Single-Phase-Clocked (TSPC) Flip-Flops, 581 • Differential Edge-Triggered Flip-Flop, 582 • Double-Edge-Triggered Flip-Flops, 582	
12.1.3	Failure Mechanisms in Flip-Flops and Latches	583
	Race-Through, 583 • Dynamic Node Discharge, 584 • Power Supply Noise, 586 • Clock Slope, 586 • Charge Sharing, 588	
12.2	Delay Line Circuits	589
12.2.1	Inverter Delay Lines	589
	Delay Adjustment Range, 591 • Power-Supply Rejection in Inverter Delay Elements, 592 • Inverters with Regulated Supply Voltage, 593	
12.2.2	Differential Delay Elements	593
	Adjustable PFET Resistor, 594 • Replica-Biased Delay Line, 595 • Adjustment Range for Replica-Bias	

	Delay Lines, 595 • Static Supply Sensitivity for the Replica-Biased Delay Stage, 596 • Dynamic Supply Sensitivity, 597	
<b>12.2.3</b>	Circuit and Layout Details	598
	Replica Control Loop Stability, 598 • Power Routing and Bypassing, 600 • Matching and Balancing, 601 • Substrate Noise, 602	
<b>12.2.4</b>	Other Differential Timing Components	603
	Small-Swing to Full-Swing Buffers, 603 • Interpolators, 604 • Duty-Cycle Correctors, 606 • Clock Input Conditioning, 607	
<b>12.3</b>	Voltage-Controlled Oscillators	608
<b>12.3.1</b>	First-Order Oscillators	608
	Array Oscillators, 609 •	
<b>12.3.2</b>	Second-Order Oscillators	610
	Crystal Oscillators, 610 • Frequency Multiplication, 613 • Lumped-Element Oscillators, 613	
<b>12.4</b>	Phase Comparators	615
<b>12.4.1</b>	XOR Comparator	615
<b>12.4.2</b>	Edge-Triggered Flip-Flop Phase Detector	617
<b>12.4.3</b>	Sequential Phase Detectors	617
<b>12.5</b>	Loop Filters	620
<b>12.5.1</b>	RC Loop Filters	621
<b>12.5.2</b>	Charge Pump Filters	624
	Charge Pump Control Voltage Ripple, 626 • Self-Biased Loop Filters, 627	
<b>12.5.3</b>	Delay-Locked Loop Filters	629
	Self-Biased DLL Loop Filter, 630 • Switched-Capacitor Loop Filters, 630 • Loop Initialization, 631 • “Turbo” Mode, 632 • “Bang-Bang” Controllers, 633 • Digital Loop Controllers, 633	
<b>12.6</b>	Clock Aligners	635
<b>12.6.1</b>	PLL Versus DLL Implementations	635
<b>12.6.2</b>	Simple DLL-Based Aligners	636
<b>12.6.3</b>	Phase-Based Aligners	638
<b>12.6.4</b>	A Hybrid Phase/Delay-Based Clock Aligner	639
<b>12.7</b>	Bibliographic Notes	640
<b>12.8</b>	Problems	641
	<i>Index</i>	653