

INDEX

Numerics

1/f noise, 292

AC coupling, 112–113

Align block, 503–508
 implementation, 505–506
 quick return, 506–508

Alpha particles, 286–288
 critical charge, 287

American Wire Gauge (AWG), 49–51

Amplifier

cascode, 194–195
 Chappell, 543–544
 differential, 204–206, 210–211, 543
 differential complementary, 544
 four-input differential summing, 369
 integrating, 545
 self biased, 543–544
 static, 542–544

See also Static amplifier

Amplitude modulation, 74

Antenna gain, 73

Aperture offset time, 407

Aperture time, 184, 407

Arbiter, 487, 499

four phase, 494–495

Arbitration, 466, 487, 494–495, 498–499

Area bonding, 31–32, 242–243

Array oscillator, 609–610

Asynchronous design, 486–510

align block, 503–507
 bundler, 506
 composition, 502–510
 cyclic circuits, 508–510
 delay insensitive, 500–501
 matched delay, 500–501
 pipelines, 503–508
 stable state, 492
 state diagrams, 492–493
 trajectory map, 495–497
 transient state, 492

Avalanche breakdown, 551

Backplane, 48–49

Balanced termination, 111

Ball-grid array, 34

Bang-bang control, 633

Bazes amplifier, 544

Bias generator, 561–562

Binary signalling, 345

Bi-phase modulation, 62

Bipolar signalling, 318–319

Bit-error rate (BER), 297–298

Bit stuffing, 373, 414

Body effect, 155–156

Bond-wire inductor, 614–615

Bootstrap Clock-AND, 190–191

Break-before-make action, 524

Bundled signalling, 412–413

Bundler, 506

Burst errors, 349–350, 377

Burst-error length, 377

Bus, 106–108

matched stubs, 144–145

Bus bars, 53–54

Bypass capacitor, 223, 247–249

equivalent circuit, 247–248

hierarchy, 248–249

on chip, 243–245

sizing, 226–228

for intra-cycle ripple, 226–227

for step response, 227–228

symbiotic, 237, 244–245

See also Capacitor

Cabinets, 47

Cable, 49–54

signalling, 51–53

Capacitance, 82–84

coaxial cable, 82–83

microstripline, 83

Miller effect, 89, 179–180

parallel-plate, 82–83

wire pair, 82–83

Capacitor

bypass, 247–249

See also Bypass capacitor

effective series resistance (ESR), 247–248

equivalent circuit, 247–248

frequency response, 248

Cascode, 194–195

- Cascode current mirror, 197–199
- C-element, 501
- Channel-length modulation, 154–155
- Chappell amplifier, 543–544
- Charge pump, 624–627
 - charge injection, 626–627
 - differential, 627–840
 - voltage ripple, 626–627
- Charge sharing, 185–186, 588–589
 - in precharged gates, 186
- Chassis, 47
- Choice, 494–495, 498–500
- Circuit analysis
 - qualitative, 210–212
- Circuits
 - transmission, 522–540
- Clamps, 228–230
- Clock
 - adjustment, 569–571
 - input conditioning, 607–608
 - multiphase, 559–560, 568–569
 - qualified, 580–581
 - rise-time constraint, 586–587
 - stoppable, 487–488, 492–493
- Clock aligner, 635–640
 - delay-locked loop, 636–640
 - dual loop, 636–637
 - hybrid, 639–640
 - phase interpolating, 638–639
 - phase-locked loop, 635–636
- Clock buffer, 603–604
 - zero delay, 428–430
- Clock distribution, 9, 449–457
 - mesh, 456–457
 - off chip, 449–454
 - on chip, 454–457
 - phase locked, 451–452
 - round trip, 453–454
 - salphasic, 452–453
 - trees, 450–451, 454–456
- Clock domain, 400, 467–468, 472–473
- Clock enable, 580–581
- Clock predictor, 484
- Clock recovery
 - oversampling, 447–449
- Clock stopper, 492–493
 - trajectory map, 497
- Clocked amplifier
 - transient response, 209–210
- Clocked amplifiers, 207–209, 544
 - transient response, 209
- Clocked signalling, 412–413
- Clocked-storage elements, 406–409
- Closed-loop timing, 9, 397, 428–449
 - bundled, 436–439
 - per-line, 439–441
- CMOS
 - static gate, 170–183
- CMOS Inverter, 170–183
 - as an amplifier, 542–543
 - asymmetrical sizing, 178–179
 - current profile, 237–238
 - DC transfer characteristics, 170–173
 - delay line, 589–590
 - energy-delay product, 213–214
 - gain, 172–173
 - gain-bandwidth product, 180–181
 - input offset voltage, 288–289
 - compensation, 289–290, 542
 - Miller-effect capacitance, 180
 - noise margin, 171
 - power dissipation, 212–214
 - simulated transfer characteristics, 182
 - threshold voltage, 171
 - transient response, 171–179
 - tri-state, 186
 - with feedback, 284
- Coaxial cable, 51–52, 83
- Code-division multiple access (CDMA), 75–76
- Codes
 - DC-balance, 374–379
 - 8b/10b, 378–379
 - non-overlapping, 374–375
 - running-disparity, 375–376
 - error correcting, 349–350
 - framing, 377
 - thermometer, 519, 521
- Combinational logic, 465–466
- Common-mode, 200
- Common-mode impedance, 110, 111, 201
- Complementary MOS (CMOS), 154
 - See also* CMOS Inverter
- Completion detection, 470–471
- Completion signal, 491
- Concurrency, 494–495
- Connectors, 54–62
 - attachment, 61–62
 - coaxial, 60
 - elastomeric, 57–58
 - fiber-optic, 67
 - inter-chassis, 58–60
 - interposers, 56–57
 - power, 58
 - printed-circuit board, 55–56
 - edge connector, 55–56
 - flex circuit, 56
 - pin-in-socket, 56
 - ribbon cable, 60–61
 - wire harness, 58–60
- Contamination delay, 405
- Critical charge, 287
- Crosstalk, 11, 262, 267–280
 - capacitive, 268–272, 382–383
 - countermeasures, 271–272
 - domino logic with keeper, 269
 - driven line, 269–270
 - floating line, 268
 - typical values, 270–271

- measurement, 121–122, 131–134
- on-chip, 89
- power supply, 280
- reverse-channel, 371–372
- signal return, 278–280
 - receiver, 321–322
 - transmitter, 317–318
- transmission line, 272–278
 - countermeasures, 277–278
 - far-end, 274–276
 - near-end, 274–276
 - typical coupling coefficients, 276–277
- Crystal oscillator, 610–613
- Current mirror, 195–199
 - cascode, 197–199
 - output impedance, 196
- Current-mode transmission, 315
- Current-mode transmitter, 529–533
- Daughter card, 48
- DC offset, 372–373
- DC restoration, 379
- DC transfer characteristics
 - CMOS inverter, 170–173
 - differential amplifier, 204–205
- DC-balance
 - codes, 374–379
 - 8b/10b, 378–379
 - non-overlapping, 374–375
 - running-disparity, 376–377
 - digital-sum variation (DSV), 374
 - disparity, 374
- DC-balanced signalling, 372–379
- Decoder, 238
- Delay, 401–402
 - contamination, 405
 - propagation, 405
- Delay elements, 404–405
- Delay line, 404–405, 589–603
 - adjustment
 - current bias, 590
 - multiplexer, 589–590
 - range, 591
 - variable capacitance, 590–591
 - CMOS inverter, 589–590
 - current-starved inverter, 590
 - device matching, 602
 - differential, 593–602
 - adjustable resistor, 594–595
 - adjustment range, 596–597
 - replica bias, 595–599
 - supply rejection, 596–598
 - inverter
 - power-supply rejection, 592–593
 - regulated supply, 593–601
 - power supply considerations, 600
 - substrate noise, 602–603
 - variable, 436
- Delay-insensitive circuits, 500–502
- Delay-locked loop, 429–430, 559
 - clock aligner, 636–640
 - digital control, 633–635
 - dual loop, 636–637
 - false lock, 639
 - hybrid, 639–640
 - initialization, 631–632
 - loop filter, 629–635
 - phase interpolating, 638–639
 - turbo mode, 632–633
- Demodulation
 - optical, 67–68
- Demultiplexing receiver, 547–548
- Dielectric absorption, 105–106
- Differential amplifier, 204–206, 211
 - DC transfer characteristics, 204–206
 - transient response, 206
- Differential Cascode Voltage Switch (DCVS)
 - Logic, 190
- Differential circuits
 - amplifier, 204–206, 210–212
 - analysis, 200
 - delay line, 593–603
 - impedance, 201
 - infinite impedance load, 202
 - loads, 201–203
 - mode coupling, 202–203
 - negative impedance load, 202
 - offset voltage, 290–291
 - replica bias, 595–599
 - source-coupled pair, 199–200
- Differential loads, 201–203
- Differential signalling, 328–331, 389–391
 - pulsed, 383–385
 - simultaneous bidirectional, 368–370
- Differential-mode, 200
- Differential-mode impedance, 108–109, 110–111
- Diffusion equation, 91
- Digitally trimmed resistors, 204, 518–521, 528–529
- Diodes
 - avalanche photodiodes, 67–68
 - PIN, 67
- Directional coupler, 122–123
- Disparity, 374
- Domino logic, 187–190
 - dual rail, 189–190
 - dual-rail XOR, 189–190
 - latch, 188–189
- Driver
 - See Transmitter circuits
- Dual-inline package, 32
- Dual-rail signalling, 411–412
- Duty factor, 402
- Duty-cycle corrector, 606–607
- Dynamic charge sharing, 185–186
 - in precharged gates, 186–187
- Dynamic Circuits, 184–191
 - bootstrap, 190–191

- Dynamic Circuits (*Cont.*)
 domino logic, 187–191
 keepers, 185, 187
 logic, 186–190
 refresh, 185
 Dynamic Latch, 184–186
- Edge connector, 55–56
 Elastomeric connectors, 57–58
 Electromagnetic field solvers, 124–125, 126
 Electromagnetic interference (EMI), 288–289
 Electrostatic discharge, 548–558
 failure mechanisms, 550–552
 oxide breakdown, 550
 thermal, 551–552
 human body model, 549–550
 protection, 552–558
 dual diode, 554–556
 field device, 553–554
 guard rings, 557–558
 latch up, 554–556
 output driver, 556–558
 power-supply shunt, 554–555
 primary shunt, 552–554
 punchthrough device, 553–554
 secondary shunt, 556
 series resistor, 555–556
 thyristor shunt, 555
 wiring, 557–558
 Energy-delay product, 213–214
 Error-correcting codes, 349–350
 Event encoding, 400, 411–415
 Excitation equations, 497–498
 Exponential horn, 181–182
 Eye diagram, 409–410, 540–541
- Fall time, 401
 False lock, 631
 Fiber optics, 64–67
 Finite-impulse-response (FIR) filter, 364
 Flexible circuit boards, 53
 Flexible printed-circuit board, 42
 Flicker noise, 292
 Flip-flop
 charge sharing, 588–589
 clock enable, 580–581
 clock rise time, 586–588
 differential, 582
 double edge triggered, 409, 582–583
 dynamic
 charge leakage, 584–585
 edge triggered, 406–407, 416, 579–583
 failure mechanisms, 583–589
 master-slave, 408
 passgate, 580
 race through, 583–584
 RS-style, 580
 supply noise immunity, 585–586
 Svensson, 581
 true single-phase, 581
 Flow table, 492–493
 Framing, 377
 Free-space optics, 70–71
 Frequency modulation, 75
 Frequency multiplier, 613
- Gain-bandwidth product, 284
 CMOS Inverter, 180–181
 Gate capacitance, 160–162
 Gaussian noise, 291, 296–298
 measurement, 298
 Gilbert cell, 616
 Guard rings, 557–558
 Gyration, 614–615
- Hazards, 406
 Heat equation, 91
 Hold time, 185, 407
 Hysteresis, 347–348
- Impedance
 common-mode, 109, 110–111, 201
 differential-mode, 109, 110–111, 201
 lossless LC transmission line, 92–93
 negative, 202
 source, 93–95
 transmission line, 86–87
 Impedance discontinuities
 lumped model, 90
 Impulse response, 545–547
 Incident wave, 94
 Incident-wave signalling, 7
 Inductance, 84
 Inductor
 bond-wire, 614–615
 Input Race, 493
 Integrated-circuit
 packages, 30–39
 sockets, 46
 zero-insertion-force, 46
 wiring, 29–30
 Integrating amplifier, 438–439, 545
 Interpolator, 559–560, 604–606
 Interposer, 46
 Interposers, 56–57
 Inter-symbol interference, 11, 102–103, 262,
 280–286
 inertial delay, 282–285
 reflections, 281–282
 resonant circuits, 282
 Isolation, 111–112
- Jitter, 262, 398–400, 404, 457
 definition, 403
 Johnson noise, 291

- Keepers, 185
 use in dynamic gate, 187
- Laser diodes, 63
- Latch, 408, 418–423, 574–579
 DCVSL, 578–579
 domino, 188–189
 dynamic, 184–186
 gate-isolated, 185, 575
 single-phase, 575–576
 static, 576–579
 passgate, 577
 RS flip-flop, 577–578
 static noise margin, 577
 Svensson, 186, 575–576
 writeability, 578–579
- Latch up, 550, 555
- Launchers, 138–139
- LC Oscillator, 613–615
- Leaded chip carrier, 33
- Level shifters, 603–604
- Light-emitting diodes (LEDs), 63
- Linear regulators, 231–233
- Logic
 combinational, 405–406
 hazards, 405
 synchronous, 406–407
- Logic signalling, 331, 382–383
- Logical effort, 175–176
- Lone pulse problem, 363–364
- Loop filter, 620–635
 bang-bang control, 633
 charge pump, 624–627
 voltage ripple, 626–627
 delay-locked loop, 629–635
 self-biased, 630
 digital control, 633–635
 deadband, 634–635
 RC, 620–623
 self-biased, 627–629
 switch-capacitor, 630–631
 turbo mode, 632–633
- Loss tangent, 105
- Lumped LRC wires, 537
- Make-before-break action, 562
- Manchester carry chain, 169
- Matched filter, 546–547
- Matched-delay circuits, 499–502
- Matching, 601–602
- Matching networks, 144
- Measurement, 117–124, 126–142
 crosstalk, 131–134
 discontinuities, 134–139
 examples, 126–142
 frequency-dependent attenuation, 127–130
 network analyzer, 122–124, 128–129
 package parasitics, 138–142
 practice, 142
 time-domain reflectometer, 117–121, 128–129, 131–139
 time-domain transmission, 121, 128
- Mesochronous, 402, 463, 473–474
 synchronizer, 475–480
- Metal migration, 243
- Metastability, 468–472
- Metastable state, 469, 577
- Mezzanine card, 48
- Microstripline, 83–84
- Miller effect, 89, 179–180
- Mixer, 616
- Mode coupling, 109–110, 202–203
- Modulation, 74–76
 amplitude modulation (AM), 74
 bi-phase, 62
 code-division multiple access (CDMA), 75–76
 frequency modulation (FM), 74–75
 on-off keying, 62
 optical, 63
 phase modulation (PM), 74
 quadrature amplitude modulation (QAM), 75
- Moore's Law, 12–14
- MOSFET, 149–159
 body effect, 155–156
 channel-length modulation, 154–155
 CMOS gate, 170–183
 Complementary (CMOS), 154
 depletion mode, 158
 device structure, 150–151
 dynamic circuits, 184–191
 enhancement mode, 158
 gate capacitance, 160–161
 I-V characteristics, 151–158
 junction capacitance, 162
 parameter variation, 158–159, 288–290
 parasitic circuit elements, 159–163
 parasitic resistance, 162–163
 pass gate, 166
 p-channel, 152–153
 resistive region, 152
 resistors, 203–204, 516–519
 saturation region, 156–157
 secondary breakdown, 551, 553–554, 556
 SPICE models, 163–164
 subthreshold current, 157
 switch networks, 166–169
 threshold voltage, 151
 transient response, 173–175
 transition region, 152
 typical parameters, 158
 velocity saturation, 156
- Mother board, 48–49
- Muller C-element, 501
- Multi-chip modules, 36
- Multi-level signalling, 344–347
- Multipath, 76–77

- Multiplexing transmitter
 - input multiplexing, 538–539, 563
 - output multiplexing, 537–539
- NAND gate
 - transient response, 175–176
- Network analyzer, 122–124, 128–129
 - test set, 122
- NFET, 149–150
- N of M signalling, 379–380
- Noise, 10–12
 - alpha particles, 285–288
 - critical charge, 287
 - bit-error rate, 297
 - budgets, 292–296
 - crosstalk, 262, 267–280
 - capacitive, 268–271
 - 1/f noise, 292
 - power supply, 280
 - signal return, 278–280
 - transmission line, 272–273
 - See also* Crosstalk
 - electromagnetic interference, 288–289
 - flicker noise, 292
 - Gaussian, 296–298
 - measurement, 298
 - immunity, 308–309
 - inter-symbol interference, 262, 280–285
 - inertial delay, 282–283
 - reflections, 281–282
 - resonant circuits, 282
 - Johnson noise, 291
 - margin, 308–311, 347, 349
 - models, 566–567
 - offsets, 262
 - power supply, 262, 263–267, 282, 322–325, 343–344, 600–602
 - differential, 266–267
 - single supply, 264–266
 - typical values, 264–265
 - process variation, 288–291
 - proportional, 260–261
 - shot noise, 291–292
 - signal induced, 260–261
 - signal-to-noise ratio, 296–297
 - sources, 261–263
 - statistical analysis, 292, 297
 - thermal noise, 291
 - timing, 262
 - worst-case analysis, 292
- Noise budget, 11–12
- Noise cancelling, 12
- Noise effective temperature, 72–73
- Noise margin, 11, 12, 170–171, 347, 349
- Non-return-to-zero signalling, 412
- NOR gate
 - transient response, 175–176
- Offset voltage, 318
- On-off-keying, 63
- Open drain, 526–528
- Open-loop timing, 396–397
- Optical amplifiers, 70
- Optical communication, 62–71
 - fiber, 64–67
 - free-space, 70–71
 - modulation, 63
 - multiplexing, 65–69
 - receivers, 67–68
 - time-division multiplexing, 69–70
 - transmitters, 63–64
 - wavelength-division multiplexing, 68–69
- Optical connectors, 66–67
- Optical fiber, 64–67
 - multi-mode, 65–66
 - single-mode, 65–66
- Optical isolation, 112–113
- Optocouplers, 113
- Oscillator
 - crystal, 610–613
 - LC, 613–615
 - voltage-controlled, 442–443, 608–615
 - See* Voltage-controlled oscillator
- Output impedance, 317
- Oversampling receiver, 447–449
- Package
 - ball-grid array, 34–35
 - dual-inline, 32
 - electrical model, 37–39
 - leaded-chip carrier, 32–33
 - pin-grid array, 32–33
 - quad flat pack, 33
 - surface-mount, 32–35, 44–46
 - through-hole, 32–33
- Packages
 - model, 563–564
- Packaging, 26–77
 - area bonding, 242–243
 - integrated-circuit, 30–39
 - wire bonding, 30–31
- Pass Gate, 166
- Periodic signals
 - See* Timing, periodic
- Permittivity, 83–84
- PFET, 153–154
- Phase comparator, 430–435, 615–620
 - deadband, 634
 - exclusive-or, 433–434, 615–616
 - differential, 616
 - flip-flop, 431–433, 617
 - cancelling offset, 617
 - resolving phase ambiguity, 432
 - sequential, 434–435
 - initialization for DLLs, 632
- Phase modulation, 74

- Phase noise, 609, 610
- Phase-encoding, 414
- Phase-locked loop, 441–447
 - clock aligner, 635–636
 - dynamics, 444–447
 - frequency multiplier, 613
 - turbo mode, 632–633
- PIN diodes, 67
- Pin-grid array, 32–33
- Pipeline timing, 397, 423–424
- Plesiochronous, 403, 463, 474–475
 - synchronizer, 480–483
- Power dissipation, 212–213
 - source-coupled logic, 215
 - static CMOS gate, 212–214, 215
- Power distribution, 10, 221–256
 - area bonding, 242–243
 - bypass capacitors *See* Bypass capacitor
 - clamps, 228–229
 - example, 249–255
 - inductive noise, 225–228
 - isolation, 245–246
 - between supplies, 245–246
 - from signals, 246–247
 - local loads, 224
 - logic current profile, 237–240
 - metal migration, 243
 - network, 222–228
 - on-chip, 237–245
 - on-chip bypass capacitors, 243–244
 - resistive noise, 240–242
 - series regulators, 230–236
 - linear, 231–233
 - switching *See* Switching regulator
 - shunt regulators, 228–230
 - signal loads, 224–225
- Power-delay product, 213–215
- Power-supply noise, 11, 262, 322–325, 343–344
 - supply routing, 600–601
 - See also* Noise, power supply
- Precharged gates, 186–190
- Printed-circuit board, 39–46
 - assembly, 44–46
 - backplane, 48–49
 - connectors, 55–56
 - construction, 40–41
 - daughter card, 48
 - electrical properties, 41–42
 - flexible, 42
 - manufacturing process, 42
 - mezzanine card, 48
 - soldering, 45–46
 - stackup, 44
 - vias, 42–43
- Propagation constant, 87
- Propagation delay, 176–178, 405
- Pseudo-differential signalling, 386–387
- Pulse generator, 456, 525
- Pulse width, 401
- Pulsed signalling, 334–337, 350–351
- Punchthrough, 551
- Quad flat pack, 32, 33
- Qualified clock, 420–421, 580–581
- Qualitative circuit analysis, 210–212
- Quantization jitter, 448
- Quick-return align block, 506–508
- Race, 493
- Race through, 583
- Radio communication, 71–77
 - antenna gain, 73
 - modulation, 74–76
 - multipath, 76–77
 - power, 72–73
- Receiver
 - integrating, 438–439
 - oversampling, 547–548
- Receiver circuits, 540–548
 - clocked amplifiers, 544
 - combined detection and sampling, 541
 - demultiplexing, 547–548
 - example, 567–571
 - impulse response, 545–547
 - integrating amplifier, 545
 - retiming, 569–571
 - static amplifiers, 542–544
 - inverter, 542
 - source coupled, 543–544
- Receiver impulse response, 545–547
 - matched filter, 546–547
- References
 - capacitive signalling, 336–338
 - receiver, 320–321
 - transmitter, 319
- Refresh, 185
- Regenerative circuits, 207–209
- Relaxation oscillator, 608–609
- Ren't's rule, 19–20
- Replica bias, 595–600
 - stability, 598–599
- Resistance, 81–82
 - parasitic, 162–163
- Resistivity, 81–82
- Resistor
 - adjustable, 517–522, 594–596
 - analog adjustment, 517–518, 594–596
 - automatic adjustment
 - digital adjustment, 518–521
 - binary-weighted, 519
 - thermometer coded, 519, 521
 - MOSFET, 203, 516–519
 - pass gate, 517
 - termination, 514–522
- Resistors
 - digital adjustment, 204

- Return-to-zero signalling, 412–413
- Ribbon cable, 52–53
- Ribbon-cable connectors, 60–61
- Rise Time, 401
 - effect on delay, 175–177
- Rise-time control, 339–342, 343–344, 390, 533–536
 - RC delay, 533–534
 - segmented driver, 533–534, 534–536
- Run-length, 373
- Salphasic clock distribution, 452–453
- Scaling
 - integrated-circuit parameters, 16–17
 - off-chip communication, 19–20
 - on-chip communication, 18–19
 - power distribution, 18
 - technology, 12–21
 - wires, 17–20
- Scattering matrices, 123
- Segmented driver
 - current mode, 533–534
 - voltage mode, 534–536
- Self-timed design
 - See* Asynchronous design
- Sensitivity, 307, 540–542
- Series regulators, 230–237
 - linear, 231–233
 - switching *See* Switching regulator
- Series termination, 96–97
- Set-reset excitation equations, 497–498
- Setup time, 184, 407
- Shot noise, 291–292
- Shunt regulators, 228–230
- Signal encoding
 - dual-rail, 491
- Signal energy, 345–347, 350–351
- Signal integrity software, 125–126
- Signal return, 87
- Signal transfer function, 348–349
- Signalling
 - binary, 344–345
 - bipolar, 317–319
 - capacitive media, 331–337
 - CMOS, 7
 - current-mode, 7, 307, 332–333, 367–368
 - current-shaping, 343–344
 - DC offset, 372–373
 - DC-balanced, 372–379
 - delay, 311–312, 351–352
 - detection, 320–325
 - differential, 328–331, 389–390
 - pulsed, 382–385
 - See also* Differential signalling
 - dual-rail, 411–412
 - energy, 345–347, 350–351
 - example system, 559–571
 - hysteresis, 347–348
 - levels, 347, 351–352
 - logic, 331–332, 382
 - LRC lines
 - lumped LRC wires, 337–338, 537
 - lumped media, 330–344
 - multi-level, 345–347
 - N of M, 379–380
 - noise margin, 308–309, 348–349
 - non-return-to-zero, 412–413
 - offset voltage, 318–319
 - on-chip, 331–337
 - output impedance, 317–318
 - phase encoding, 415
 - power dissipation, 307–308
 - power supply noise, 322–323
 - pseudo-differential, 385–386
 - pulsed, 334–351, 530–531
 - pulsed precharged, 536–537
 - RC lines, 357–362
 - overdrive, 361–362
 - repeaters, 359–361
 - receiver circuits, 540–548
 - See also* Receiver circuits
 - references, 319–321, 320–321
 - return-to-zero, 412
 - rise-time control, 339–342, 343–344, 390–391, 533–536
 - simultaneous bidirectional, 366–372
 - current-mode, 367–368
 - differential, 368–370
 - reverse-channel crosstalk, 371–372
 - use in telephony, 367
 - voltage mode, 370–371
 - waveforms, 368
 - transfer function, 348–349
 - transmission line, 314–331
 - transmitter modes, 315–320
 - See also* Transmission
 - underterminated, 312, 327–328, 387–388
 - unipolar, 318–320
 - voltage-mode, 306, 332–333, 370–371
- Signalling circuits, 514–571
 - example system, 559–571
- Signalling conventions, 6–8, 489–492
 - bundled, 489
 - four-phase, 489
 - two-phase, 490
 - weak conditions, 490–492
- Signalling protocols
 - See* Signalling conventions
- Signal-to-noise ratio, 296–297
- Simultaneous bidirectional signalling, 366–372
 - See also* Signalling, simultaneous bidirectional
- Skew, 262, 398–399, 403–404
 - definition, 402
 - two-phase clocking, 420
- Skin effect, 103–105
- Sockets, 46
 - interposer, 46
 - zero-insertion-force, 46

- Solder balls, 31–32
- Soldering, 45–46
- Source follower, 192–193
- Source termination, 97, 324–327
- Source-coupled FET logic, 205
 - power dissipation, 215
 - power-delay product, 215
- Source-coupled Pair, 199
- Source-coupled pair
 - offset voltage, 290–291
- SPICE
 - inverter DC transfer characteristic, 182
 - inverter transient response, 183
 - models, 163–166
- Stable state, 492
- Standing waves, 99–100, 452–453
 - arbitrary waveform, 145
- State diagrams, 492–493
- Static amplifier, 542–544
 - inverter, 542
 - sensitivity, 542
 - source coupled, 543–544
- Static CMOS gate, 170–183
- Stoppable clocks, 487–488
 - implementation, 492–493
- Substrate noise, 602–603
- Subthreshold current, 156–157, 214–215
 - effect on dynamic circuits, 185
- Svensson latch, 186
- Switch networks, 166–167
 - transient response, 168–170
- Switch-capacitor filter, 630–631
- Switching regulator, 233–236
 - buck, 233–235
 - flyback, 235
 - inverting, 236
- Symbiotic bypass capacitors, 237, 244–245
- Synchronization, 10, 400, 462–486
 - classification, 473–475
 - failure, 462–463, 468–472
 - probability, 469–470
 - non-essential, 463
 - periodic, 475
- Synchronizer, 475–486
 - asynchronous, 466–467
 - clock predictor, 484
 - common errors, 471–472
 - completion detection, 470–471
 - delay line, 475–477
 - dynamics, 468–469
 - FIFO, 477–478, 480–481, 485–486
 - flow control, 483
 - mesochronous, 475–480
 - null symbols, 483
 - periodic, 464–465, 483–485
 - plesiochronous, 480–483
 - rate mismatch, 480–483
 - time constant, 468–469
 - two-register, 476–477
- Synchronous logic, 406–409
- Synchronous timing, 396, 415–428
- Technology scaling, 12–21
- Telegrapher's equation, 95
- Telephone subscriber loop, 92
- Termination, 95–99
 - adjustable, 517–522
 - analog adjustment, 517–518
 - automatic adjustment, 519–522
 - balanced, 111
 - circuits, 517–522
 - digital adjustment, 518–521, 528–529
 - examples, 565–566
 - frequency-dependent, 145–146
 - MOSFET, 516–519
 - non-linear, 145
 - off-chip, 515–516
 - on-chip, 515–516
 - pass gate, 517
 - self series, 521–522, 528–529
 - See also* Resistor
- Thermal noise, 291
- Thermometer code, 519, 521
- Time-division multiplexing, 69–70
- Time-domain reflectometer, 117–121, 128, 131–139
 - lumped-discontinuities, 120
 - rise-time, 119–120
- Time-domain transmission, 121, 128
- Timing, 8–10
 - aperiodic, 400
 - aperture time, 184
 - closed loop, 9, 397, 428–441
 - See also* Closed-loop timing
 - event encoding, 400
 - hold time, 185
 - margins, 398–400
 - open-loop, 396
 - periodic, 400, 401–403
 - transition frequency, 414
 - pipeline, 9, 397, 423–428
 - setup time, 184
 - synchronous, 8–9, 390, 415–428
 - borrowing, 419–420
 - edge triggered, 416
 - frequency range, 399
 - level sensitive, 418–423
 - maximum delay, 417
 - minimum delay, 416–417
 - single-phase, 422–423
 - two-phase, 418–419
- Timing circuits, 573–640
 - buffers, 603–604
 - duty-cycle corrector, 606–607
 - input conditioning, 607–608

- Timing circuits (*Cont.*)
 interpolator, 604–605
 loop filter, 620–635
 See also Loop filter
 phase comparator
 See Phase comparator
 voltage-controlled oscillator
 See Voltage-controlled oscillator
- Toggle circuit, 492–493
 trajectory map, 495–496
- Trajectory map, 495–497
- Transconductance
 source-coupled pair, 199–200
- Transient response
 clocked amplifier, 209–210
 CMOS inverter, 174–179
 differential amplifier, 206
 effect of input rise-time, 175–178
 MOSFET, 173–175
 NAND gate, 175–176
 NOR gate, 175–176
 simulated, 183
 switch networks, 168–170
- Transient state, 492
- Transistor
 MOS *See* MOSFET
- Transmission, 315–320
 circuits, 523
 See also Transmitter circuits
 current-mode, 315–316, 529–533
 differential, 328–331
 See also Differential signalling
 source-terminated, 324–327
 unterminated, 325–328, 529
 voltage-mode, 316, 523–529
- Transmission line, 85–113
 AC coupled, 112–113
 balanced, 108–111
 termination, 111
 crosstalk measurements, 121–122
 differential equation, 85–86
 dispersive, 102–103
 driving, 93–95
 frequency response, 86–87
 frequency-dependent attenuation, 102–106
 measurement, 127–130
 impedance, 86–87, 92–93
 incident wave, 94
 inter-symbol interference, 102–103
 isolation, 111–113
 launchers, 138–139
 LC, 91–100
 lossless, 91–100
 lossy, 90–92, 100–106, 357–362
 LRC, 100–106, 362–366
 equalization, 364–366
 lumped model, 88
 measurement techniques, 117–124
 measuring transfer function, 121
 models, 563–564
 multi-drop, 106–108
 propagation constant, 87
 propagation velocity, 93
 RC, 90–91, 357–362
 delay model, 358
 increased width, 359–360
 overdrive, 361–362
 repeaters, 359–360
 reflections, 95
 signal return, 87
 signalling mode, 314–331
 See also Transmission
 source impedance, 93–95
 source termination, 97, 325
 standing waves, 99–100
 symmetric, 108–111
 telephone subscriber loop, 92
 termination, 95–99, 514–522
 See also Termination
- Thevenin-equivalent model, 95
 unterminated, 312, 327–328
- Transmitter circuits, 522–540
 break-before-make action, 524
 current mode, 529–533
 bias generator, 561–562
 bipolar, 532–533
 current mirror, 530
 current steering, 530–531, 560–561
 predriver, 562
 saturated FET, 529
 example, 559–567
 lumped LRC wires, 537
 multiplexing, 537–540, 562–563
 on chip, 536–537
 open drain, 526–528
 pulse generator, 525
 rise-time control, 533–536
 self-series terminating, 528–529
 tri-state, 525–526
 unterminated, 529
 voltage mode, 523–529
 low swing, 523–524
- Tri-state, 185–186, 525–526
- Two-phase clocking, 418–419
 signal labels, 421–422
- Unipolar signalling, 318–319
- Varactor, 614
- Velocity saturation, 156
- VLSI technology Scaling, 12–21
- Voltage reference, 561–562
- Voltage-controlled oscillator, 442–443, 608–615
 array oscillator, 609–610
 crystal, 610–613
 current-starved inverter, 212
 first-order, 608–610
 relaxation oscillator, 608–609

- ring oscillators, 608–609
 - second order, 610–615
- Voltage-mode transmission, 316
- Voltage-mode transmitter, 522–528
 - low swing, 523–524
- Wave equation, 92
- Wave pipelining, 9
- Wavelength division multiplexing (WDM), 68–69
- Weak conditions, 490–492
- Wire, 49–54
 - bus bars, 53–54
 - capacitance, 82–84
 - coaxial, 51–52
 - connectors, 54–61
 - cost, 113–116
 - area cost, 113–116
 - terminal costs, 116
 - electrical properties, 81–84
 - flex cable, 53
 - gauge, 49–51
 - high-frequency response, 50–51
 - inductance, 84
 - integrated-circuit, 29–30
 - lumped models, 88–90
 - on-chip, 29–30
 - properties, 49–51
 - resistance, 81–82
 - ribbon cable, 52–53
 - signalling, 51–53
 - stranded, 50
 - twisted-pair, 53
 - See also* Transmission line
- Wire bonding, 30–31
- Wire harness, 58–60
- Wire-OR glitch, 527–528
- Zener breakdown, 551