

## Contents

	<i>Preface</i>	page xi
	<i>List of Symbols and Abbreviations</i>	xiii
<b>1</b>	<b>Thin-Film Transistor Technologies on the Move? From Backplane Driver to Ubiquitous Circuit Enabler?</b>	1
	1.1 Backplanes for Active Matrix Displays	1
	1.1.1 Amorphous Silicon	2
	1.1.2 Low-Temperature Polycrystalline Silicon	3
	1.1.3 Organic Thin-Film Transistors	3
	1.1.4 Metal-Oxide Thin-Film Transistors	4
	1.1.5 Current TFT Technology Overview	5
	1.1.6 Options for Flexible Displays	6
	1.2 Large Area Sensors and Circuits (On Foil)	7
<b>2</b>	<b>Organic and Metal-Oxide Thin-Film Transistors</b>	9
	2.1 Device Configurations	9
	2.2 Operation Principle	10
	2.2.1 Operation Principle of a Single-Gate Transistor	10
	2.2.2 Technology Options for Multiple Threshold Voltages	13
	2.3 Typical Layout Rules in the Technologies Used in This Book	14
	2.4 Technologies Used in This Book	15
	2.4.1 Organic p-Type Technology of Polymer Vision	15
	2.4.2 Organic p-Type Dual-Gate Technology of Polymer Vision	16
	2.4.3 Pentacene (p-Type) Thin-Film Transistors on Al <sub>2</sub> O <sub>3</sub> as Gate Dielectric	19
	2.4.4 a-IGZO (n-Type) Technology on Al <sub>2</sub> O <sub>3</sub> as Gate Dielectric	21
	2.4.5 Hybrid Complementary Organic/Metal-Oxide Technology	22
	2.4.6 Hybrid Complementary Organic/Metal-Oxide Technology on PEN-Foil	23
	2.5 Trends in Circuit Integration	25
	2.5.1 Display Periphery	25

2.5.2	Digital Logic	26
2.5.3	Analog Circuits	29
2.6	Summary	31
<b>3</b>	<b>Basic Gates</b>	<b>33</b>
3.1	Figures-of-Merit	33
3.2	Logic Families	35
3.3	Unipolar Logic	36
3.3.1	Single $V_T$ , Depletion-Load, or Zero- $V_{GS}$ -Load Logic	37
3.3.1.1	VTC of the Zero- $V_{GS}$ -Load Inverter	38
3.3.1.2	Static Parameters of the Zero- $V_{GS}$ -Load Inverter	41
3.3.1.3	Dynamic Behavior of the Zero- $V_{GS}$ -Load Inverter	44
3.3.2	Dual $V_T$ , Zero- $V_{GS}$ -Load Logic by Dual-Gate TFTs	52
3.3.2.1	VTC of a Dual- $V_T$ Zero- $V_{GS}$ -Load Inverter	53
3.3.2.2	Dual-Gate Zero- $V_{GS}$ -Load Inverter	54
3.3.2.3	Optimized Dual-Gate Zero- $V_{GS}$ -Load Inverter	55
3.3.3	Single $V_T$ , Enhancement-Load, or Diode-Load Logic	57
3.3.3.1	VTC of the Diode-Load Inverter	58
3.3.3.2	Static Behavior of the Diode-Load Inverter	60
3.3.3.3	Dynamic Behavior of the Diode-Load Inverter	61
3.3.4	Dual $V_T$ , Diode-Load Logic in Dual-Gate Technologies	63
3.4	Complementary Logic	65
3.4.1	VTC of the Complementary Inverter	65
3.4.2	Static Behavior of the Complementary Inverter	67
3.4.2.1	$V_M$	67
3.4.2.2	Gain	67
3.4.3	Dynamic Behavior of the Complementary Inverter	68
3.4.3.1	Study of the Complementary Inverter Capacitances	68
3.5	Conclusions	71
3.6	Suggestions to Improve the Inverter Performance	73
3.6.1	Level-Shifter	73
3.6.2	Self-Aligned Technology	73
<b>4</b>	<b>Variability</b>	<b>74</b>
4.1	Classifications	74
4.2	Sources of Process Variation	75
4.2.1	Semiconductor	75
4.2.1.1	Dielectric	76
4.2.2	Contacts	76
4.2.3	Foil	77
4.3	Influence of Parameter Variation on the Yield of Logic Circuits	77
4.4	How to Cope with WID and D2D Parameter Variations	79
4.4.1	Designing with WID Variations	80

---

**Contents**

ix

4.4.2	Designing with D2D Variations – Corner Analysis	86
4.4.3	Adaptive Back-Gate Control for Threshold Voltage Compensation	87
4.4.4	Variability and Large Area Electronics	89
4.5	Conclusions	90
<b>5</b>	<b>Design Case: RFID Tags</b>	<b>92</b>
5.1	RFID and the Road Map for Low-Cost RFID Tags	93
5.2	A Fully Integrated, 64-Bit Organic RFID Tag	97
5.2.1	Technology	97
5.2.2	RFID Measurement Setup	98
5.2.3	Organic Transponder Chip	99
5.2.4	Organic Rectifier	100
5.2.5	Organic RFID Tag Using DC Load Modulation	103
5.3	Adding More Complexity to the Transponder Chips	104
5.4	Can We Meet the Data Rate Targets for EPC Transponder Chips?	108
5.4.1	Organic Transponder Chips	109
5.4.2	Metal-Oxide NFC Chips	110
5.4.3	Faster Transponder Chips by Other Logic Types	112
5.5	Bi-Directional Communication	114
5.6	RFID Transponder Chips with Increased Robustness	118
5.7	Conclusions	122
<b>6</b>	<b>Design Case: Organic Microprocessor</b>	<b>124</b>
6.1	Introduction	124
6.2	Technology and Logic Family	125
6.3	Architecture and Measurement Results of the Organic ALU-Foil	127
6.4	Integrated Organic Microprocessor on Foil	134
6.5	Second Generation Thin-Film Processor	135
6.6	Conclusions	141
	<i>Bibliography</i>	143
	<i>Index</i>	159