Cambridge University Press 978-1-107-12701-2 — Robust Design of Digital Circuits on Foil Kris Myny , Jan Genoe , Wim Dehaene Index <u>More Information</u>

## Index

2-input NAND in complementary technology, 348 bit ALU-foil, 1378-bit RFID transponder chip, 85–86 111

a-IGZO (n-Type) technology on Al2O3 as gate dielectric, 21–22
a-Si transistors, 2
adaptive back-gate control, 87–89
ALOHA protocol, 107
AMOLED display, 8, 89
amorphous silicon, 2
analog circuits, 29–31
analog-to-digital converters (ADC), 30
architecture and measurement results of the organic ALU-Foil, 127–134
artificial skin application, 8

backplanes for active matrix display, 1 bi-directional communication, 114–118 bottom-gate coplanar TFT architecture, 10 bottom-gate staggered structure, 9–10

capacitors of a zero-VGS-load inverter, 45 charge carrier distribution, 12 circuit parameters for different logic families, 72 comparator, 117-118 complementary circuits, predicted yield of, 79 complementary logic, 65 complementary inverter dynamic behavior of, 68-71, measurements of, 70 optimal delay, 71 static behavior of, 66-67 VTC of, 65-66 complementary metal-oxide-semiconductor (CMOS) technologies, 7 contacts, 76-77 corner analysis, 86-87 crinkable electronics, 125

D2D variations, 86–87, 91 data extractor of the input decoder, 116–117 digital-to-analog converter (DAC), 30

data rates for 64- and 128-bit unipolar p-type transponder chips, 28 DC-DC converter. 30 delay inverter test structure, 117 device cross section of a typical organic TFT, 15 dielectric, 76 dielectric thickness, 29 digital design complexity, 27 diode-load connected inverter, 57-58, diode-load logic, 63-65 dynamic behavior of, 61-63 small signal equivalent circuit of, 61 static behavior of, 60-61 technology factor for, 62 VTC of, 58 displayed image quality, 1 display logic, 26-29 display periphery, 25-26 double half-wave rectifier, 102-103 115 drain voltage, 12-13 driver configurations, 53 dual-gate thin-film transistor, 14 dual-gate Zero-VGS-load inverter, 54-55 optimized dual-Gate load inverter, 55-57 dual VT, Zero-VGS-load logic, 52-53 dynamic behavior of the Zero-VGS-Load inverter, 44-45 ECMA-356 RF Interface Test Methods Standard, 98

effective fanouts, 51–52, 70 Electronic Product Coding (EPC), 95, 108–109 electronics applications, 124 evaporated pentacene TFTs, 23–24

figures-of-merit of an inverter stage, 33–35 foil, 77, 127–128

gain, 67 at the switching threshold, 42 gate-source overlap capacitances, 45

hybrid complementary organic/metal-oxide technology, 22–23 on PEN-Foil, 23–25 CAMBRIDGE

Cambridge University Press 978-1-107-12701-2 — Robust Design of Digital Circuits on Foil Kris Myny , Jan Genoe , Wim Dehaene Index

More Information

160 Index

thin-film transistor, 38 instruction generator, 138 integrated organic microprocessor on foil, 134-135 inverter design in current silicon MOSFET technologies, 35-36 large area electronics, 89 large area sensors and circuits (On Foil), 7-8 layout rules for technologies, 14-15 level-shifters, 73 load curves of the load and drive transistor, 40 logic families, 34-35 71-72 low-cost RFID Tags, 93-95 low-temperature polycrystalline silicon (LTPS),3ElectronicProduct Coding (EPC), 108-109 Manchester encoding, 106 MC simulations, 84-85 metal-oxide NFC Chips, 110-112 metal-oxide thin-film transistors. 4 microprocessors on plastic foil, 125, 127-128, 131 Shmoo plot of, 132 user-programmability of, 133 mobility of p-type organic TFTs, 83

IDS-VGS curve (linear and saturation) of a p-type organic

mobility of p-type organic TF1s, 83 Monte Carlo (MC) circuit simulations, 80 multiple supply voltage, 30

N inverters, 50 noise margin, 33–34 64–65, 88, 119, 126 of unipolar inverters, 37, 73

operation principle of a single-gate transistor, 10 of a zero-VGS-load inverter, 37 optimized dual-gate load inverter, 55–57 options for integration of displays, 6 organic microprocessor, 125 organic p-Type dual-gate technology of polymer vision, 16 organic p-Type technology of polymer vision, 15 organic RFID tag, 97–100 DC load modulation, 103–104 organic rectifier, 100–103 organic transponder chip, 99–100, 109–110 output curves of the drive and load transistor, 38–39 overshoot on the output node of an inverter consequence, 47

parameter variability, 74 yield of logic gates and circuitry, 77–79 parasitic capacitors, 45–46 passive RFID system, 94 Pelgrom's model, 81 pentacene (p-Type) thin-film transistors on Al2O3 as gate dielectric, 19–21 single-gate pentacene thin-film transistor, 16 periphery complexity for organic TFTs, 25 PIC18F development board, 129 plastic control unit, 134-135 plastic electronics, 125 poly(3,4-ethylenedioxythiophene) poly(styrenesulfonate) (PEDOT:PSS), 96 polycrystalline process variations, 75-76 Polymer Vision, 15, 134-135 predicted yield for unipolar and complementary circuits 79 process variations on transistor parameters, 74-75 product requirements for active matrix display, 1 programmable memory arrays, 123 P2ROM chip, 139 P2ROM instruction generator, 140 p-type organic TFTs, 81-83 p-type thin-film transistor, 11 RFID tags, 8, 92-93 AC load modulation and, 96 block diagram of the 8-bit code generator, 116 building blocks of the hybrid RFID tag, 116 comparator, 117-118 complexity of the transponder chips, 104-108 data extractor of the input decoder, 116-117 delay inverter test structure, 117 DC load modulation, 96, 103-104 double half-wave rectifier, 102-103 115 Electronic Product Coding (EPC) and, 95, 108-109 internal RFID tag voltages, 118 low-cost. 93-95 measurements of the internal voltages of the bi-directional hybrid, 119 measurement setup, 98-99 organic, 97-100 organic rectifier, 100-103 organic transponder chips, 109-110 output signal of code generator 1, 117 RF magnetic field, 104-105 signal of the 8-bit RFID tag, 105 signal of the 64-bit RFID tag, 104 technology used to create high-performance organic, 97-98 RFID transponder chips circuit block diagram of, 85 data rates of, 101 digital logic part of the 128-bit transponder chip, 106 digital logic of a 64-bit transponder chip, 100 8-bit RFID transponder chip, 85-86 111 full code of the 128-bit organic transponder chip, 108 with increased robustness, 118-122 measured code of the 64-bit transponder chip, 100-103 measured signal of the 128-bit organic transponder chip, 107 measured signal of the 8-bit organic transponder chip, 109, 111-112 measured signal of (a) the 33-stage ring oscillator, 107

CAMBRIDGE

Cambridge University Press 978-1-107-12701-2 — Robust Design of Digital Circuits on Foil Kris Myny , Jan Genoe , Wim Dehaene Index

## More Information

## Index

161

measurements of the internal voltages of the bi-directional hybrid, 119 passive RFID system, 94 with optimized diode-load configuration, 121 with optimized zero-VGS-load configuration, 121 output signal of code generator 1, 117 output signal of the comparator, 118 output signal of an 8-bit organic, 122 output signal of a 64-bit organic, 120 stage delays versus supply voltage, 110 robustness of logic gates, 27, 29, 118 rollable display with integrated gate driver, 25 running average, 134 Schottky diode, 102 Si-CMOS technologies, 81 silicon processors, 141 second generation thin-film microprocessor, 135-142 self-aligned technology, 73 semiconductors, 75 small signal equivalent circuit of the complementary inverter, 67-68 of the diode-load inverter, 61 of a p-type transistor, 43 of the zero-VGS-load inverter, 44-52 solution-processed metal-oxide TFTs, 23-24 source-to-back-gate voltage VSBG, 17 specifications for EPC item-level tagging, 122 speed perspective, 112 sputtered amorphous-IGZO (a-IGZO), 21 stage delays, 113 of 99-stage ring oscillators, 120 static behavior of the complementary inverter, 66-67 static parameters of the zero-VGS-load inverter, 41 supply voltage, 29 multiple supply voltage, 30 switching threshold, 41, 61 technology factor for diode-load inverters, 62 technology options for multiple threshold voltages, 13 technology used to create high-performance organic RFID tags, 97–98 television, 1 TFT technology overview, 5-6 device cross section of a typical organic TFT, 15 layout rules, 15 threshold voltage, 13, 79, 88 in organic TFT technology, 126 of p-type organic TFTs, 83 top-gate coplanar-like TFT, 10 transfer characteristics of a dual-gate transistor capacitors, 54-55 of dual-gate transistor in saturation, 17-18

of an organic transistor on foil operated in saturation regime, 80-86 transfer curves of p-TFTs and n-TFTs biased in a saturation regime, 23-24 transistor architectures for single-gate thin-film transistors, 9 transistor stack of a dual-gate organic thin-film transistor, 17 trends in circuit integration, 25-31 analog circuits, 29-31 display logic, 26-29 display periphery, 25-26 trip point, 67-71 unipolar circuits, predicted yield of, 79 unipolar logic, 36-37 user-programmability of the microprocessor, 133 voltage transfer curve (VTC), 38-41 of the complementary inverter, 65-66 of the diode-load inverter, 58-60 of the dual-VT zero-VGS-load inverter, 53 of a hybrid organic/metal-oxide inverter, 115 of the inverter circuit, 34 of the zero-VGS-load inverter, 38-41 WID variations, 78 91 designing with, 80-86 of p-type organic TFTs, 82-83 of the threshold voltage over multiple dies on a single wafer, 79 W/L transistor ratio, 40-41 59, 61 WORM memory, 108-109 138-139 WORM technology, 96 worst-case calculated yield of concatenated unipolar zero-VGS-load inverter stages, 35, 78 γ factor for zero-VGs-load inverter, 49 yield of logic gates and circuitry, 77-79 zero-VGS-load configuration, 37-38 50 capacitors of, 45 dual-gate load inverter, 54-55 dual VT load logic, 52-53 dynamic behavior of, 44-45 effective fanouts, 51-52 extrinsic and intrinsic capacitors of, 46 optimized dual-Gate load inverter, 55-57 parasitic capacitors of, 45-46 small signal circuit equivalent of, 44-52 static parameters of, 41 voltage transfer curve of, 38-41