

Robust Design of Digital Circuits on Foil

Covering both TFT technologies and the theory and practice of circuit design, this book equips engineers with the technical knowledge and hands-on skills needed to make circuits on foil with organic or metal-oxide based TFTs for applications such as flexible displays and RFID.

It provides readers with a solid theoretical background and gives an overview of current TFT technologies including device architecture, typical parameters, and a theoretical framework for comparing different logical families. Concrete, real-world design cases, such as RFID circuits and organic and metal-oxide TFT-based 8-bit microprocessors, enable readers to grasp the practical potential of these design techniques and how they can be applied.

This is an essential guide for students and professionals who need to make better transistors on foil.

Kris Myny is Senior Researcher in the Large Area Electronics Department at IMEC, Leuven. He received the 2010 IMEC Scientific Excellence Award, and the 2011–2012 IEEE SSCS Pre-doctoral Achievement Award.

Jan Genoe is Senior Principal Scientist in the Large Area Electronics Department at IMEC Leuven; Head of the Polymer and Molecular Electronics group; and a part-time Professor at the KU Leuven. He is a member of the ISSCC's Technology Directions Sub-committee.

Wim Dehaene is a Professor at the KU Leuven and the Head of the ESAT-MICAS research division. He is also a part-time Principal Scientist at IMEC, a senior member of the IEEE, and a member of the technical program committee of ESSCIRC.

Robust Design of Digital Circuits on Foil

KRIS MYNY

IMEC

JAN GENOE

IMEC

WIM DEHAENE

KU Leuven



CAMBRIDGE
UNIVERSITY PRESS

CAMBRIDGE UNIVERSITY PRESS

University Printing House, Cambridge CB2 8BS, United Kingdom

Cambridge University Press is part of the University of Cambridge.

It furthers the University's mission by disseminating knowledge in the pursuit of education, learning and research at the highest international levels of excellence.

www.cambridge.org

Information on this title: www.cambridge.org/9781107127012

© Cambridge University Press 2016

This publication is in copyright. Subject to statutory exception and to the provisions of relevant collective licensing agreements, no reproduction of any part may take place without the written permission of Cambridge University Press.

First published 2016

Printed in the United Kingdom by Clays, St Ives plc

A catalogue record for this publication is available from the British Library

Library of Congress Cataloguing in Publication data

Names: Myny, Kris, 1980– author. | Genoe, Jan, 1965– author. | Dehaene, Wim, author.

Title: Robust design of digital circuits on foil / Kris Myny, IMEC,

Jan Genoe, IMEC, Wim Dehaene, KU Leuven.

Description: Cambridge, United Kingdom : Cambridge University Press, 2016. |

Includes bibliographical references and index.

Identifiers: LCCN 2015047185 | ISBN 9781107127012 (hardback)

Subjects: LCSH: Logic circuits. | Flexible electronics – Materials. | Thin film transistors. |

Digital electronics. | Metal foils. | BISAC: TECHNOLOGY & ENGINEERING /

Electronics / Circuits / General.

Classification: LCC TK7868.L6 M96 2016 | DDC 621.39/5–dc23

LC record available at <http://lccn.loc.gov/2015047185>

ISBN 978-1-107-12701-2 Hardback

Cambridge University Press has no responsibility for the persistence or accuracy of URLs for external or third-party internet websites referred to in this publication, and does not guarantee that any content on such websites is, or will remain, accurate or appropriate.

The ideal engineer is a composite. ... He is not a scientist, he is not a mathematician, he is not a sociologist or a writer; but he may use the knowledge and techniques of any or all of these disciplines in solving engineering problems.

N. W. Dougherty, 1955

A design is what a designer has when time and money run out.

James Poole, chief architect for Disneyland

Contents

	<i>Preface</i>	page xi
	<i>List of Symbols and Abbreviations</i>	xiii
1	Thin-Film Transistor Technologies on the Move? From Backplane Driver to Ubiquitous Circuit Enabler?	1
	1.1 Backplanes for Active Matrix Displays	1
	1.1.1 Amorphous Silicon	2
	1.1.2 Low-Temperature Polycrystalline Silicon	3
	1.1.3 Organic Thin-Film Transistors	3
	1.1.4 Metal-Oxide Thin-Film Transistors	4
	1.1.5 Current TFT Technology Overview	5
	1.1.6 Options for Flexible Displays	6
	1.2 Large Area Sensors and Circuits (On Foil)	7
2	Organic and Metal-Oxide Thin-Film Transistors	9
	2.1 Device Configurations	9
	2.2 Operation Principle	10
	2.2.1 Operation Principle of a Single-Gate Transistor	10
	2.2.2 Technology Options for Multiple Threshold Voltages	13
	2.3 Typical Layout Rules in the Technologies Used in This Book	14
	2.4 Technologies Used in This Book	15
	2.4.1 Organic p-Type Technology of Polymer Vision	15
	2.4.2 Organic p-Type Dual-Gate Technology of Polymer Vision	16
	2.4.3 Pentacene (p-Type) Thin-Film Transistors on Al ₂ O ₃ as Gate Dielectric	19
	2.4.4 a-IGZO (n-Type) Technology on Al ₂ O ₃ as Gate Dielectric	21
	2.4.5 Hybrid Complementary Organic/Metal-Oxide Technology	22
	2.4.6 Hybrid Complementary Organic/Metal-Oxide Technology on PEN-Foil	23
	2.5 Trends in Circuit Integration	25
	2.5.1 Display Periphery	25

2.5.2	Digital Logic	26
2.5.3	Analog Circuits	29
2.6	Summary	31
3	Basic Gates	33
3.1	Figures-of-Merit	33
3.2	Logic Families	35
3.3	Unipolar Logic	36
3.3.1	Single V_T , Depletion-Load, or Zero- V_{GS} -Load Logic	37
3.3.1.1	VTC of the Zero- V_{GS} -Load Inverter	38
3.3.1.2	Static Parameters of the Zero- V_{GS} -Load Inverter	41
3.3.1.3	Dynamic Behavior of the Zero- V_{GS} -Load Inverter	44
3.3.2	Dual V_T , Zero- V_{GS} -Load Logic by Dual-Gate TFTs	52
3.3.2.1	VTC of a Dual- V_T Zero- V_{GS} -Load Inverter	53
3.3.2.2	Dual-Gate Zero- V_{GS} -Load Inverter	54
3.3.2.3	Optimized Dual-Gate Zero- V_{GS} -Load Inverter	55
3.3.3	Single V_T , Enhancement-Load, or Diode-Load Logic	57
3.3.3.1	VTC of the Diode-Load Inverter	58
3.3.3.2	Static Behavior of the Diode-Load Inverter	60
3.3.3.3	Dynamic Behavior of the Diode-Load Inverter	61
3.3.4	Dual V_T , Diode-Load Logic in Dual-Gate Technologies	63
3.4	Complementary Logic	65
3.4.1	VTC of the Complementary Inverter	65
3.4.2	Static Behavior of the Complementary Inverter	67
3.4.2.1	V_M	67
3.4.2.2	Gain	67
3.4.3	Dynamic Behavior of the Complementary Inverter	68
3.4.3.1	Study of the Complementary Inverter Capacitances	68
3.5	Conclusions	71
3.6	Suggestions to Improve the Inverter Performance	73
3.6.1	Level-Shifter	73
3.6.2	Self-Aligned Technology	73
4	Variability	74
4.1	Classifications	74
4.2	Sources of Process Variation	75
4.2.1	Semiconductor	75
4.2.1.1	Dielectric	76
4.2.2	Contacts	76
4.2.3	Foil	77
4.3	Influence of Parameter Variation on the Yield of Logic Circuits	77
4.4	How to Cope with WID and D2D Parameter Variations	79
4.4.1	Designing with WID Variations	80

Contents

ix

4.4.2	Designing with D2D Variations – Corner Analysis	86
4.4.3	Adaptive Back-Gate Control for Threshold Voltage Compensation	87
4.4.4	Variability and Large Area Electronics	89
4.5	Conclusions	90
5	Design Case: RFID Tags	92
5.1	RFID and the Road Map for Low-Cost RFID Tags	93
5.2	A Fully Integrated, 64-Bit Organic RFID Tag	97
5.2.1	Technology	97
5.2.2	RFID Measurement Setup	98
5.2.3	Organic Transponder Chip	99
5.2.4	Organic Rectifier	100
5.2.5	Organic RFID Tag Using DC Load Modulation	103
5.3	Adding More Complexity to the Transponder Chips	104
5.4	Can We Meet the Data Rate Targets for EPC Transponder Chips?	108
5.4.1	Organic Transponder Chips	109
5.4.2	Metal-Oxide NFC Chips	110
5.4.3	Faster Transponder Chips by Other Logic Types	112
5.5	Bi-Directional Communication	114
5.6	RFID Transponder Chips with Increased Robustness	118
5.7	Conclusions	122
6	Design Case: Organic Microprocessor	124
6.1	Introduction	124
6.2	Technology and Logic Family	125
6.3	Architecture and Measurement Results of the Organic ALU-Foil	127
6.4	Integrated Organic Microprocessor on Foil	134
6.5	Second Generation Thin-Film Processor	135
6.6	Conclusions	141
	<i>Bibliography</i>	143
	<i>Index</i>	159

Preface

Guided Tour

This book is the result of several years of electronics engineering research that was performed in close cooperation between technologists and circuit design experts. The target of the research was to bring maturing thin-film transistor (TFT) technologies to a level where real, relevant circuits can be made. Relevant in this context means scientifically relevant as well as economically feasible. To enable this, types of circuit techniques were used. The advantage of the cross-level research, however, is that it is not limited to circuit techniques alone. Also technology improvements and extensions were conceived and tested. In this way dual gate TFTs were put on the map, for example.

To achieve the mission described we originally tackled several design cases. The purpose of this was to make sure that the research really produced the key enablers to enable concrete actual design. However, that is not how we present it here. Once the results were established, it seemed more logical and technically profound to present the state of the art the other way. Otherwise said: The order in which to look for things is not necessarily the best order to present those things. Therefore, the book evolved from more theoretical background information to concrete design cases.

The book starts with an introductory chapter situating TFT transistors in their application domain. It also situates organic and metal-oxide TFTs on foil next to the other TFT technologies. Organic and metal-oxide TFT are the technologies that are used in the subsequent chapters when TFT based circuits are discussed from a digital design perspective. The introductory chapter does not strive for historical completeness. It only gives a high level overview of the different TFT technologies that are available and their (potential) field of application. Details can eventually be found in the many references in the chapter.

After the introduction the book falls into two major parts. The first part, Chapters 2 to 4, discusses the necessary background for digital circuit design with TFTs on foil. The discussion first addresses the different devices that are used in Chapter 3. The different device architectures are described and typical parameters are given. These devices are further used to design logical gates in Chapter 3. Different logical families are compared to each other in terms of energy, area, robustness, and performance. For this we use a theoretical framework that is very similar to the framework that is classically used to analyze silicon CMOS gates. Chapter 4 adds the influence of technological variability on these gates to the picture. It should be mentioned that this is work in progress. Much more, mainly

experimental work, to quantify TFT on foil variability is required. In general terms it can be stated that the relatively classical variability models are most likely to be a good starting point, yet further calibration with experimental data is required. Eventually the models will have to be refined.

The last part of the book contains the most important design cases that were used during the research. Chapter 5 discusses the RFID circuits that were designed, processed, and tested. In Chapter 6 the first organic, and later metal-oxide, TFT based 8-bit microprocessors are discussed. The discussion of these circuits is interesting for the circuits as such, as they are finding their way to wider application already. Of course, the design techniques in this book can be much more widely applied than for RFID or microprocessors alone.

Glancing at the Horizon

Of course, research is never complete and never ends. Each solved research question usually opens a few new ones. It is not different in this case. It is shown in this book that circuits on foil with organic or metal-oxide based TFTs are feasible. The influence of device physics related parameters has been mapped. However, it is not yet clear where the fundamental technological limitations are situated. For that more research – and perhaps a new book – is required. This future research should be centered on the following fundamental questions: The first question is which technological improvements are needed and can be realized to further improve the intrinsic quality of the devices. Can the mobility be further enhanced? How about capacitance? Can we reduce the overlap capacitance by making the devices self-aligned? At the time of this writing this is under way. Is it possible to have complementary devices? Having p and n devices of equal or at least comparable current capability would definitely further boost the performance versus energy trade-off of the TFT based circuits.

A next group of research questions is centered on modeling. There is definitely a need for more accurate, preferably device physics based, compact models for the TFTs. This includes modeling of long- and short-range variability. Long-range variability especially needs to be further analyzed as it will be a typical design issue in large area electronics. Numerical or physical models that are accurate will be a key factor to better performing circuits with a higher yield.

Last but not least there is the question of future scaling. How about next generation TFT technologies and circuits? What is the road map for these technologies? Will there be a Moore's law for circuits on foil?

The preceding questions are not answered in this book. However, the basic information to start designing circuits on foil and eventually take the research a step further is provided. If you are technologists working in circuits on foil and you want to see how this technology can be used, this book is the place to start. The same is true if you are a circuit designer and you want to figure out what the properties of TFT on foil devices are and how to put them together effectively in digital circuits.

List of Symbols and Abbreviations

Symbol	Description	Unit
ΔL	Channel length of the pinched off region	μm
ΔV	Overshoot on the output node	V
α_1, α_2	Correction factors for the channel capacitance	
β	Current factor of the I_{DS} equation	nF/Vs
γ	Proportionality or technology factor	
ϵ_0	Vacuum permittivity (8.854187817)	pF/m
ϵ_r	Relative permittivity	
$\sigma(V_T), \sigma(\mu), \sigma(I_{\text{on}})$	Standard deviation of V_T, μ, I_{on}	
ξ	Sensitivity of the back gate	
λ	channel length modulation factor	1/V
μ and $\bar{\mu}$	Mobility and average of mobility	cm^2/Vs
$A_{\text{gd}}, A_{\text{gs}}$	Area of the gate-drain and gate-source capacitance	μm^2
A_{gsc}	Area of the gate-to-drain channel and gate-to-source channel capacitance	μm^2
A_μ	Area proportionality constant of μ	$\%\mu\text{m}$
A_{V_M}	(Small signal) gain at V_M	
A_{V_T}	Area proportionality constant of V_T	$V\mu\text{m}$
C	Capacitance	F
C_{ch}	Channel capacitance	F
$C_{\text{ext}}, C_{\text{int}}$	Extrinsic and intrinsic capacitance	F
C_{g}	Input gate capacitance	F
$C_{\text{gcdx}}, C_{\text{gsx}}$	Gate-to-drain and gate-to-source channel capacitance of transistor x	F
$C_{\text{gd}}, C_{\text{gs}}$	Gate-drain and gate-source capacitance	F
$C_{\text{gdox}}, C_{\text{gsx}}$	Gate-drain and gate-source overlap capacitance of transistor x	F
C_{gx}	Gate capacitance of transistor x	F
C_{iref}	Capacitance of the minimum sized inverter	F
C_L	Load capacitance	F
D_x	Spacing between two transistors	μm
F	Overall effective fan-out	

Symbol	Description	Unit
FW	Finger width of source and drain contacts	μm
GND	Signal ground	
H	Electromagnetic field	A/m
I_D	Current through a diode	A
I_D, I_G, I_S	Current at the drain, gate and source of a transistor	A
I_{DS}	Drain-source current ($I_D - I_S$)/2	A
$I_{DS,lin}, I_{DS,sat}$	Drain-source current of a transistor operated in linear or saturation regime	A
I_{on}	On-state current of a transistor	A
I_{PD}, I_{PU}	Pull-down and pull-up current	A
J	Current density	A/cm ²
L	(1) Transistor's channel length (2) Inductance	μm H
L_{eff}	Effective channel length	μm
N	Chain of N inverters	
N_{opt}	Optimal number of inverter stages	
OPS	Operations per second	OPS
R	(1) Resistance (2) Radius reader antenna	Ω cm
$R_{eq,l}, R_{eq,d}$	Equivalent resistor of the load and drive transistor	Ω
$R_{on,TD}, R_{on,TL}$	On-resistance of the drive and load transistor	Ω
R_{ref}	Resistance of the minimum sized inverter	Ω
S	Sizing factor	
S_{V_T}	Distance proportionality constant	V/ μm
$V_{BG,D,G,S}$	Potential of the back-gate, drain, gate, and source node, respectively	V
V_D	Voltage across a diode	V
VDD	Supply voltage	V
V_M, V_{trip}	Trip point	V
V_T	Threshold voltage	V
$V_{T,0}$	Threshold voltage with 0 V source-back-gate bias	V
$V_{T,drive}, V_{T,load}$	Threshold voltage of the drive and load transistor	V
W	Transistor's channel width	μm
f	Effective fan-out	
f_{opt}	Optimum value for effective fan-out	
g_m	Transconductance	S
g_o	Output conductance	S
r	Transistor ratio	
r_o	Output resistance	Ω
t_{d0}	Intrinsic delay	s

List of Symbols and Abbreviations

XV

Symbol	Description	Unit
t_{ox}	Thickness of the gate dielectric	m
t_p	Propagation delay	s
t_{pHL}, t_{pLH}	Propagation delay for a transition from high to low or low to high	s
Abbreviation	Description	
2T1C	2-transistor-1-capacitor	
3D	Three dimensional	
4k2k	3840x2160 pixels	
a-IGZO	Amorphous Indium-Gallium-Zinc-Oxide	
a-Si	Amorphous Silicon	
AC	Alternating current	
ADC	Analog-to-digital converter	
ADD	Addition	
Al	Aluminum	
Al_2O_3	Aluminum oxide	
ALD	Atomic layer deposition	
ALU	Arithmetic and logic unit	
AM	Active matrix	
AM LCD	Active-matrix liquid crystal display	
AMOLED	Active-matrix organic light-emitting diode	
Au	Gold	
BCE	Back-channel etch	
buf3	Buffer inverter, size is 3 times normal inverter	
C-2C	Capacitor-double-capacitor architecture	
CMOS	Complementary metal-oxide-semiconductor	
Clk, CLK	Clock	
D	Drain	
D-flip-flop	Data or delay flip-flop	
D2D	Die to die or inter die	
DAC	Digital-to-analog converter	
DC	Direct current	
DC-DC	DC to DC converter	
DEC	Decrement	
ELA	Excimer laser annealing	
EMI	Electromagnetic interference	
EPC	Electronic Product Code	
ES	Etch stopper	
EXNOR	Exclusive NOR gate	
F, FF, FS	Fast, fast-fast, and fast-slow corner	

Symbol	Description	Unit
F'	Compensated fast corner	
FPGA	Field-programmable gate array	
G	Gate	
HF	High frequency	
IC	Integrated circuit	
INC	Increment	
ISO	International Organization for Standardization	
JMP	Jump	
LC	Resonant circuit, consisting of an inductor and a capacitor	
LCD	Liquid crystal display	
LD	Load	
LED	Light-emitting diode	
LSL, LSR	Logic shift left and right	
LTPS	Low-temperature polycrystalline silicon	
MC	Monte Carlo	
MEC	Maximum equal criterion	
MOSFET	Metal-oxide-semiconductor field-effect transistor	
MUX	Multiplexer	
n-TFT	N-type thin-film transistor	
NAND	Not-AND logic gate	
NOOP	No operation	
NOR	Not-OR logic gate	
OLED	Organic light-emitting diode	
opcode	Operational code	
OTFT	Organic thin-film transistor	
p-TFT	p-type thin-film transistor	
PC	Program counter	
PEDOT:PSS	Poly(3,4-ethylenedioxythiophene) poly(styrenesulfonate)	
PEN	Polyethylene naphthalate	
RC	Resistor-capacitor circuit	
RF	Radio frequency	
RFID	Radio-frequency identification	
RGB	Red Green Blue	
ROM	Read-only memory	
RR	Register select bits of the microprocessor	
RT	Room temperature	
S	Source	
S, SF, SS	Slow, slow-fast, and slow-slow corner	
S'	Compensated slow corner	

List of Symbols and Abbreviations

xvii

Symbol	Description	Unit
Si	Silicon	
SiN _x	Silicon nitride	
SNM	Static noise margin	
SPC	Solid phase crystallization	
SUB	Subtract	
T, TT	Typical and typical-typical corner	
T _D , T _L	Drive and load transistor	
T _D , T _S	Drive and select transistor in a 2T1C pixel scheme	
TFT	Thin-film transistor	
Ti	Titanium	
UHF	Ultra-high frequency	
VHDL	Very-high-speed integrated circuits hardware description language	
VTC	Voltage transfer curve	
WID	Within die	
WORM	Write-once-read-many times	
