INDEX OF VHDL DESIGN ENTITIES

<table>
<thead>
<tr>
<th>Add and subtract</th>
<th>Gray-code counter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Behavioral, 235</td>
<td>3-bit, 602</td>
</tr>
<tr>
<td>Structural, 235</td>
<td>4-bit, 596</td>
</tr>
<tr>
<td>Adder</td>
<td></td>
</tr>
<tr>
<td>Floating-point, 264</td>
<td></td>
</tr>
<tr>
<td>Adders</td>
<td></td>
</tr>
<tr>
<td>Behavioral, 229</td>
<td></td>
</tr>
<tr>
<td>Carry look-ahead, 272</td>
<td></td>
</tr>
<tr>
<td>CLA, modules for radix-4, 275</td>
<td></td>
</tr>
<tr>
<td>CLA, radix-4, 274</td>
<td></td>
</tr>
<tr>
<td>Full adder, 227</td>
<td></td>
</tr>
<tr>
<td>Ripple-carry, 229</td>
<td></td>
</tr>
<tr>
<td>Arbiter</td>
<td></td>
</tr>
<tr>
<td>Concurrent signal assignment implementation, 177</td>
<td></td>
</tr>
<tr>
<td>Combination lock</td>
<td></td>
</tr>
<tr>
<td>Control, 370</td>
<td></td>
</tr>
<tr>
<td>Datapath, 346</td>
<td></td>
</tr>
<tr>
<td>Counter</td>
<td></td>
</tr>
<tr>
<td>By 3, 351</td>
<td></td>
</tr>
<tr>
<td>Incrementing</td>
<td></td>
</tr>
<tr>
<td>Datapath, 346</td>
<td></td>
</tr>
<tr>
<td>State table, 345</td>
<td></td>
</tr>
<tr>
<td>UDL</td>
<td></td>
</tr>
<tr>
<td>Multiplexer</td>
<td></td>
</tr>
<tr>
<td>Multiplexer, 349</td>
<td></td>
</tr>
<tr>
<td>Shared adder, 348</td>
<td></td>
</tr>
<tr>
<td>Two adder, 347</td>
<td></td>
</tr>
<tr>
<td>D flip-flop, 319</td>
<td></td>
</tr>
<tr>
<td>Decoder, 159</td>
<td></td>
</tr>
<tr>
<td>4 to 16, 163</td>
<td></td>
</tr>
<tr>
<td>Divide-by-three FSM, 433</td>
<td></td>
</tr>
<tr>
<td>Divider, 243</td>
<td></td>
</tr>
<tr>
<td>Encoder</td>
<td></td>
</tr>
<tr>
<td>16:4, 174</td>
<td></td>
</tr>
<tr>
<td>Case implementation, 172</td>
<td></td>
</tr>
<tr>
<td>Concurrent signal assignment implementation, 171</td>
<td></td>
</tr>
<tr>
<td>Thermometer, 175</td>
<td></td>
</tr>
<tr>
<td>Equality comparator</td>
<td></td>
</tr>
<tr>
<td>Three-way, 183</td>
<td></td>
</tr>
<tr>
<td>FIFO synchronizer, 601</td>
<td></td>
</tr>
<tr>
<td>FIR filter, 299</td>
<td></td>
</tr>
<tr>
<td>Prime plus one</td>
<td></td>
</tr>
<tr>
<td>Case implementation, 130</td>
<td></td>
</tr>
<tr>
<td>Concurrent signal assignment implementation, 137</td>
<td></td>
</tr>
<tr>
<td>Conditional signal assignment, 138</td>
<td></td>
</tr>
<tr>
<td>Decimal with don’t cares, 142</td>
<td></td>
</tr>
<tr>
<td>Decimal, synthesized, 142</td>
<td></td>
</tr>
<tr>
<td>Decoder implementation, 162</td>
<td></td>
</tr>
<tr>
<td>If implementation, 136</td>
<td></td>
</tr>
<tr>
<td>Matching case implementation, 135</td>
<td></td>
</tr>
<tr>
<td>Multiplexer implementation, 170</td>
<td></td>
</tr>
<tr>
<td>Selected signal assignment, 138</td>
<td></td>
</tr>
<tr>
<td>Structural, 139</td>
<td></td>
</tr>
<tr>
<td>Synthesized, 133</td>
<td></td>
</tr>
<tr>
<td>Testbench, 144</td>
<td></td>
</tr>
<tr>
<td>Testbench, go/no-go, 146</td>
<td></td>
</tr>
<tr>
<td>Priority arbiter, 205</td>
<td></td>
</tr>
<tr>
<td>Programmable, 180</td>
<td></td>
</tr>
<tr>
<td>Priority encoder</td>
<td></td>
</tr>
<tr>
<td>Arbiter and encoder, 179</td>
<td></td>
</tr>
<tr>
<td>Behavioral implementation, 179</td>
<td></td>
</tr>
<tr>
<td>Processor</td>
<td></td>
</tr>
<tr>
<td>1 of 2, 422</td>
<td></td>
</tr>
<tr>
<td>2 of 2, 423</td>
<td></td>
</tr>
<tr>
<td>ALU, 421</td>
<td></td>
</tr>
<tr>
<td>RAM, 192</td>
<td></td>
</tr>
<tr>
<td>Representation converter</td>
<td></td>
</tr>
<tr>
<td>Fixed to floating-point, 296</td>
<td></td>
</tr>
<tr>
<td>Floating to fixed-point, 297</td>
<td></td>
</tr>
<tr>
<td>ROM</td>
<td></td>
</tr>
<tr>
<td>Array implementation, 188</td>
<td></td>
</tr>
<tr>
<td>Case implementation, 187</td>
<td></td>
</tr>
<tr>
<td>Seven-segment decoder</td>
<td></td>
</tr>
<tr>
<td>Case implementation, 150</td>
<td></td>
</tr>
<tr>
<td>Constant definitions, 149</td>
<td></td>
</tr>
<tr>
<td>Inverse, 151</td>
<td></td>
</tr>
<tr>
<td>Shift register</td>
<td></td>
</tr>
<tr>
<td>LRL, 354</td>
<td></td>
</tr>
<tr>
<td>LSB only, 352</td>
<td></td>
</tr>
<tr>
<td>Variable, 356</td>
<td></td>
</tr>
<tr>
<td>Shifter</td>
<td></td>
</tr>
<tr>
<td>Barrel, 184</td>
<td></td>
</tr>
<tr>
<td>Left, 184</td>
<td></td>
</tr>
<tr>
<td>Thermometer detector</td>
<td></td>
</tr>
<tr>
<td>Case implementation, 134</td>
<td></td>
</tr>
</tbody>
</table>
### Index of VHDL design entities

<table>
<thead>
<tr>
<th>Entity Type</th>
<th>Design</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Concurrent signal assignment</td>
<td>implementation</td>
<td>137</td>
</tr>
<tr>
<td>Matching case implementation</td>
<td>135</td>
<td></td>
</tr>
<tr>
<td>Structural implementation</td>
<td>141</td>
<td></td>
</tr>
<tr>
<td>Testbench</td>
<td>147</td>
<td></td>
</tr>
<tr>
<td>Thermostat</td>
<td>14</td>
<td></td>
</tr>
<tr>
<td>Tic-Tac-Toe, combinator</td>
<td>Empty 211</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Select 3 212</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Testbench 213</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Top level 209</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Two-in-array 210</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Two-in-row 211</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Tic-Tac-Toe, sequential 440</td>
<td></td>
</tr>
<tr>
<td>Timer</td>
<td>350</td>
<td></td>
</tr>
<tr>
<td>Tomorrow</td>
<td>Days in month 203</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Next day of week 203</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Top level 204</td>
<td></td>
</tr>
<tr>
<td>Traffic-light controller</td>
<td>Factored</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Combiner 390</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Light FSM 391</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Master 389</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Simple 318</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Definitions</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Definitions, one-hot 318</td>
<td></td>
</tr>
<tr>
<td></td>
<td>FSM 317</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Test bench 320</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Universal shifter/counter 355</td>
<td></td>
</tr>
<tr>
<td>Traffic-light controller</td>
<td>Vending machine</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Combined 366</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Controller 1 of 2 361</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Controller 2 of 2 362</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Datapath 363</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Testbench 364</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Top level 360</td>
<td></td>
</tr>
<tr>
<td>Universal shifter/counter</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

© in this web service Cambridge University Press
Φ, 49
∨, 43
∧, 43
1’s complement, 231
2’s complement, 231
Absolute error, 250
Absorption property, 44
Accelerated life test, 461
Accuracy, numerical, 251
Activity factor, 99
Adder
Carry look-ahead, 269
Pipelined, 502
Ripple-carry, 228
Addition, 224
Fixed-point, 255
Floating-point, 260
Address space, 541
Alignment, floating-point, 260
Allocator
Crossbar, 525
AND, 43
Schematic, 49
Switch circuit, 58
VHDL, 51
Annihilation axiom, 43
AOI, 72
CMOS gate, 72
Logical effort, 89
Sizing, 89
Arbiter, 173
Bus, 522
Look-ahead, 271
Architecture body, 14
Arithmetic logic unit (ALU), 425
ASIC, 28
Associative property, 44
Barrel shifter, 183
Behavioral VHDL, 132
Binary numbers, 221
Binary point, 252
Binary signal, 4
Binary-coded decimal numbers, 222
Boolean algebra, 43
Axioms, 43
Properties, 44
Booth recoding, 276
Radix-16, 278
Radix-4, 276
Radix-8, 278
Bottleneck, 511
Boundary scan, 459
Branch
Multi-way, 408
Two-way, 404
Broadcast
Bus, 523
Bubble rule, 70
Buffer, 6
Bug tracking, 456
Built-in self-test, 459
Bus, 522
Arbiter, 522
Multiple destinations, 523
Split transaction, 524
Bus notation, 157
Cache, 540
Direct-mapped, 542
Eviction, 542
Fully-associative, 542
Line size, 541
Write policy, 543
CAD tools, 32
CAM, 542
Capacitance, gate, 65
Carry look-ahead, see Look-ahead
Change control, 24
Channels, 527
Checking models, 153
Circuit boards, 31
Clock, 307
Clock domain, 592
Clock gating, 99
CMOS gate, 69
Color, subtractive representation of, 11
Combination lock, 367
Combination logic
Composition, 106
Definition, 105
Combining property, 44
Commutative property, 44
Comparator, 12, 180
Complementation property, 44
Composition of subsystems, 12
Compressor, 283
Concatenation operator (·), 171
Concept development, 24
Condition operator (?), 200, 631
Consensus, 44
Constraint file, 195
Static timing, 338
Contamination delay, 328
Counter, 344
UDL, 346
Cover, logic function, 115
Coverage, 453
Critical path, 91
Crossbar, 524
Allocate, 525
Cube, representation, see Logic representations
Data sheet, 193
Datapath, 344
Vending machine, 360
Day of year, representing, 10
Decimal numbers, 221
Decoder, 157
SRAM, row, 533
Use in logic implementation, 161
Delay
Contamination, 328
Gate, 82
Large load, 85
Logic chain, 89
Optimizing, 92
Propagation, 328
Wire, repeated, 96
Wire, unbuffered, 95
With fan-out, 85
DeMorgan’s theorem, 44
Denormalized numbers, 258
DES cracker
Partitioning, 475
Specification, 471
Timing, 489
Design entity, 14, 51
Design process
CAD tool flow, 32
General, 22
System, 467
Dimension-order routing, 527
Direct instantiation, 143
Directed test, 455
Distributive property, 44
Divide by three FSM, 431
Divide-and-conquer, 207
Division, 240
Double buffering, 507
Drain, 64
DRAM, 534
Access scheduling, 540
Access sequence, 534
Atom, 536
Interface, 534
Precharge, 535
Timing, 535
Dual function, 46
Earle latch, 567
Encoder, 171
Encoding
Binary-weighted, 10
Gray, 20
Thermometer, 10
Energy dissipation, 98
Entity declaration, 14
EPROM, 189
Equality comparison, 180
Error, numerical
Absolute, 250
Relative, 251
Escape pattern, 31
Event flow, 488
Exclusive OR, 51
Exhaustive test, 454
Exponent, 257
Fan-in, 86
Fanout, 85
Fault model, 456
Feasibility study, 26
FIFO, 596
Find first one (FF1), see Arbiter
Finite State Machine (FSM), 307
Factoring, 375
Implementation, 313
VHDL, 316
Fixed-function logic, 16
Fixed-point numbers, 252
Flip-flop
CMOS, 572
Contamination delay, 331
D, 307, 331
Derivation, 574
Hold time, 331
Implementation, 568
Propagation delay, 331
Pulsed, 578
RS, 306, 553
Setup time, 331
Flits, 529
Floating-point, 257
Flow control, 386, 481
Flow table, 552
FO4, 85
Formal verification, 455
FPGA, 29
Front end, analog, 16
Full adder, 224
Fundamental mode, 553
Funnel shifter, 183
Generate signal, 225
Look-ahead, 269
Gradual underflow, 259
Grant matrix, 525
Gray-code, 596
Grid, 30
Half adder, 224
Hardware, 16
Hazards, combinational, 121
Dynamic, 122
Static-0, 121
Static-1, 121
Head-of-line blocking, 539
Hexadecimal, base-16, 222
High impedance, 75
Hold time
Calculating, 568, 570
Flip-flop, 331
Latch, 566, 571
SRAM, 533
Hold-time violations, 331
Homing sequence, 325
Huffman decoder, 442
Huffman encoder, 440
Idempotence property, 44
Identity axiom, 43
Idioms of digital design, 195
Illegal state, 580
Probability of entry, 584
Implementation coverage, 454
Implicant of a logic function, 110
Implied one, 257, 267
Instantiation, design entity, 130
Instruction types, 410
Branch, 404
Store, 410
Intellectual property, 195
Interconnect, 521
Bus, see Bus
Crossbar, see Crossbar
Networks, 527
Interface
Always-valid, 479
Isochronous, 486
Packetized, 483
Partitioning, 482
Periodically valid, 480
Pull timing, 481
Push timing, 481
Ready-valid, 481
Serial, 483
Static, 479
Inversion bubble, 49
Inverter, see NOT
Iterative circuit, 175
JTAG, 459
Karnaugh map, 113
Asynchronous, 555
Latch, 566
Derivation, 572
Tri-state, 571
Latency, 497
Length, gate, 63
Light flasher, 375
Load balance, 511
Locality, 541
Logic diagram, 48
Logic representations
Cube, 110
Incomplete, 117
Karnaugh map, 113
Normal form, 47, 109
Sum of products, 47
Logical effort, 87
Look-ahead, 176, 269
LSB, 222
Magnitude comparator, 181
Look-ahead, 271
Majority function, 45
CMOS gate, 72
Schematic, 49
Switch network, 60
VHDL, 51
Mantissa, 257
Master FSM, 376
Master–slave FSMs, 386
Master–slave partitioning, 474
Maxterm, 119
Mealy state machine, 311
Memory
Bank conflicts, 540
Banked, 536
Bit-sliced, 536
Hierarchy, 540
Interleaved, 537
Primitive, 532
Metastability, 581
Convergence, 583
Demonstration, 585
Microcoded FSM, 398
Microinstruction, 400
Minimum cycle time, 332
Minterm, 47, 109
Model-view-controller partitioning, 474
Monotonic functions, 69
Moore state machine, 311
Moore’s law, 34
MOS transistor
Current, 66
Electrical model, 65
Operation, 63
Speed, 67
Switch model, 62
MSB, 222
Multicast
Bus, 523
Multiple-of-3 circuit, 199
Multplexer, 163
Binary-select, 166
Function implementation with, 170
SRAM, column, 533
Tri-state, 76, 163
Multiplication, 237
Booth recoding, 276
Complex numbers, 290
Fixed-point, 255
Floating-point, 259
Wallace tree, 278
Music player
Partitioning, 475
Specification, 472
Timing, 493
NAND, 50
CMOS gate, 70
Logical effort, 87
Schematic, 50
Sizing, 87
Negation axiom, 43
Nested timing, 483
NFET, 63
Noise, 5
Accumulation, 6
Analog, 6
Restoration, 6
Noise margin, 7
NOR, 50
CMOS gate, 70
Logical effort, 88
Schematic, 50
Sizing, 88
Normal form, see Logic representations
Normalization, 257
NOT, 43
CMOS gate, 70
Delay, 82
Energy, 98
Power, 99
Schematic, 49
Sizing, 83
Transfer curve, 66
VHDL, 51
One-hot code, 157
One-hot decoder, 157
Opcode, 408
OR, 43
Schematic, 49
Switch circuit, 59
VHDL, 51
Oscillation, asynchronous, 553
Overflow, 230
2’s complement, 232, 233
Package, 14
Package declaration, 149
Packet, 521
Packetization, 47
Parasitic capacitance, 93
Partial product, 237
Partitioning
Control and data, 356
System, 473
Pass/fail simulation, 147
Patch, microcode, 398
Perfect induction, 44
PFET, 63
Pipeline, 386, 497
Adder, 502
Double buffered, 507
Examples, 500
FIFO buffering, 512
Stalls, 505
Pipeline partitioning, 474
PLA (programmable logic array), 192
Pong
Partitioning, 474
Specification, 468
Timing, 489
Port
SRAM, 533
Power
Dynamic, 99
Scaling, 100
Static, 99
Power gating, 99
Precision, numerical, 251
Predecoener, 160
Prime implicant, 111
Essential, 112
Priority arbiter, 205
Priority encoder, 177
Processor, 16, 420
Product implementation plan, 26
Product-of-sums implementation, 119
Program counter, 404
PROM, 189
Propagate signal, 225
Look-ahead, 269
Propagation delay, 328
SRAM, 533
Pulldown network, 69
Pullup network, 70
Qualified expression, 347
Quantized representation, 9
Race, asynchronous, 551, 558
Critical, 558
RAM (random access memory), 189
Random test, 455
Range
Fixed-point, 253
Floating-point, 258
Register, 313
Regression testing, 27
Relative error, 251
Repeater, 96
Representation function, 250
Resistance, source, 65
Resolution, 251
Fixed-point, 253
Floating-point, 257
Resource partitioning, 474
Risks, 25
ROM (read-only memory), 184
Function implementation with, 185
Rounding, 251
Router, 527
Scaled numbers, 254
Scaling, transistor, 34
Scan chain, 458
SDRR3, 536
Sensitivity list, 132
Sequence, microcode, 402
Sequential circuits, 305
Asynchronous, 551
Synchronous, 307
Serialisation, 483
Set-up time
Calculating, 568, 570
Flip-flop, 331
Latch, 566, 571
SRAM, 533
Setup-time violations, 331
Seven-segment decoder, 126, 148
Inverse, 152
Shift register, 352
Shifters, 183
Shmoo plot, 461
Subject index

663

VHDL component declaration, 52, 629
VHDL component instantiation, 132, 634
VHDL compound delimiter

<< (double less than, external name),
321, 362
>> (double greater than, external name),
321, 362
:: (constant initialization), 629
:: (variable assignment), 646
<= (signal assignment), 15, 51, 632
-> (arrow, inside a case statement),
131, 645
-> (arrow, inside array aggregate),
165, 630
-> (arrow, inside named association),
132, 635
VHDL concurrent signal assignment statement, 632
VHDL concurrent statement, 136
VHDL conditional signal assignment, 138, 632
VHDL configuration declaration, 140
VHDL delimeter |

(choice delimiter), 131, 633
' (attribute name), 638
'(qualified expression), 316, 627
(period, external name), 321, 362
(period, record element access), 378, 627
: (colon, component instantiation),
132, 634
: (colon, external name), 321, 362
: (colon, port declaration), 131
: (colon, signal declaration), 52
; (semicolon), 15, 51
VHDL design entity, 129
VHDL direct instantiation, 635
VHDL entity declaration, 130, 628
VHDL external names, 362
VHDL external path name, 321
VHDL frequently used textbook

components

ADDSub (add/subtract unit), 234
Add (fixed priority arbiter), 176
Dec (n to m decoder), 158
EqComp (equality comparator), 181
Pulldown Adder (full adder), 226
MagComp (magnitude comparator),
182
Mux3 (3 → 1 one-hot select
multiplexer), 164
Mux23 (3 → 1 binary-select
multiplexer), 166
RAM (read-only memory), 191
RevAdd (reversed fixed priority arbiter),
176
ROM (read-only memory), 187
sDFF (flip-flop, single-bit), 318
Subject index

VHDL (flip-flop, multi-bit), 318
VHDL (flip-flop with enable, multi-bit), 414
VHDL generic constant, 158
VHDL if statement, 136
VHDL index range, 625
VHDL integer type, 145, 624
VHDL keywords
all (sensitivity list), 643
and, 51
architecture, 14, 15, 628, 629
attribute, 189, 638
begin (architecture body), 15, 52, 629
begin (process statement), 646
buffer, 131, 628, 647
case, 131, 644
case?, 134, 644
component, 52, 53, 139, 149, 629
configuration (component instantiation), 147, 634
configuration (configuration declaration), 140
constant, 149, 629
downto, 15, 625
delse, 14, 15, 138, 632
delsif, 136, 644
dend, 14
dentity, 14, 52, 130, 628, 634
dfile, 188
dfor, 53, 188
dfunction, 188
dgeneric (generic parameter), 158, 628, 629
dgeneric map (component instantiation), 159, 634
if, 136, 644
impure, 188
in, 14, 131, 628
inout, 131, 628
is, 14, 52, 130, 131, 628
library, 14, 627
loop, 53
map, 53, 634
mod, 200
not, 51
of, 14, 628
or, 51
others (use in aggregate), 165
others (use in case statement), 131, 645
others (use in selected signal assignment), 137, 633
out, 15, 131, 628
package, 149
port, 14, 130, 628, 629
port map, 53, 132, 634
process, 52, 53, 130, 132, 642
record, 378, 627
report, 53, 144, 145
return, 188
select, 137, 138, 633
signal, 137, 138, 633
signal? (shift left logical), 159
signal? (shift right logical), 159
subtype, 150, 188
then, 136, 644
to, 53, 625
type, 188
use, 14, 628, 647
variable, 188, 646, 647
wait, 53
when (case statement), 131, 644
when (conditional signal assignment), 15, 632
when (selected signal assignment), 137, 633
with, 137, 138, 633
xor, 51
VHDL matching case statement, 134, 644
VHDL named association, 132, 635
VHDL operators, 631
+ (add), 228, 630
- (subtract), 234, 630
> (greater than), 14
?= (condition operator), 200, 631
** (exponentiation), 630
* (multiplication), 630
/ (inequality), 147, 630
// (division), 630
& (concatenation), 145, 630
not, 630
and, 51
mod (modulo), 200
not, 51
or, 51
xor, 51
VHDL positional association, 132, 635
VHDL predefined attributes, 638
VHDL qualified expression, 316, 627
VHDL record type, 617, 626
VHDL resolution function, 636
VHDL selected signal assignment, 137, 633
VHDL sensitivity list, 143, 641
VHDL signal declaration, 52, 629
VHDL slice, 162, 629
VHDL standard functions
conv_std_logic_vector, 351
falling_edge, 652
or_reduce, 173
rising_edge, 320, 647, 652
shift_left, 159
shift_right, 236
std.env.stop, 54, 144, 321
to_hstring, 145
to_integer, 144, 188
to_string, 145
to_string, 53, 144, 145
to_unsigned, 144
VHDL standard libraries
ieee.numeric_std, 144
ieee.std_logic_1164, 14
ieee.std_logic_textio, 188
ieee.std_logic_unsigned, 53
std.env, 320
std.textio, 188
work, 143
VHDL standard types
boolean, 624
enumeration, 626
integer, 624
record, 378
std_logic, 14, 51, 624
std_logic_vector, 14, 625
VHDL structural description, 138, 634
VHDL variable, 646
VHDLPragma translate_off, 52
Virtual channels, 529
Wallace tree, 278
Weighted number representation, 221
Width, gate, 63
Wires, 94
Write buffer, 544
X
Input, 110
Output, 117
XNOR, 180
XOR, 49
CMOS gate, 73
Schematic, 49
Switch circuit, 61
z state, 75