

High Performance ASIC Design: Using Synthesizable Domino Logic in an ASIC Flow

Presenting methodologies for high speed ASIC design developed over several years in industry, this practical book covers issues related to the use of domino logic in an automated framework, and brings together all the knowledge needed to apply them in practice.

An overview of design techniques used to achieve high speed in ASIC designs is followed by chapters describing the design and characterization of domino logic standard cell libraries and an advanced domino logic synthesis flow. Actual results achieved by using automated domino logic design techniques, including silicon measurements, are presented to validate the methodology, whilst real-world design examples, such as the implementation of the execution unit of a microprocessor and Viterbi decoder, show how the techniques are applied in practice. This book is ideal for graduate students and researchers in electrical and computer engineering, and also for circuit designers and EDA engineers in industry.

RAZAK HOSSAIN is a Senior Principal Engineer at STMicroelectronics Inc., San Diego, California, where he has worked since 2000 on high-speed ASIC chips and design methodologies. He earned his Ph.D. in Electrical Engineering from the University of Rochester, New York, in 1995, after which he worked on structured custom circuit design at Mentor Graphics Corporation, Warren, New Jersey.

High Performance ASIC Design

Using Synthesizable Domino Logic in an ASIC Flow

Razak Hossain

STMicroelectronics



CAMBRIDGE
UNIVERSITY PRESS

Cambridge University Press
978-0-521-87334-5 — High Performance ASIC Design: Using Synthesizable Domino Logic in
an ASIC Flow
Razak Hossain
Frontmatter
[More Information](#)

CAMBRIDGE UNIVERSITY PRESS

University Printing House, Cambridge CB2 8BS, United Kingdom
One Liberty Plaza, 20th Floor, New York, NY 10006, USA
477 Williamstown Road, Port Melbourne, VIC 3207, Australia
314-321, 3rd Floor, Plot 3, Splendor Forum, Jasola District Centre, New Delhi - 110025, India
103 Penang Road, #05-06/07, Visioncrest Commercial, Singapore 238467

Cambridge University Press is part of the University of Cambridge.

It furthers the University's mission by disseminating knowledge in the pursuit of education, learning and research at the highest international levels of excellence.

www.cambridge.org

Information on this title: www.cambridge.org/9780521873345

© Cambridge University Press 2008

This publication is in copyright. Subject to statutory exception and to the provisions of relevant collective licensing agreements, no reproduction of any part may take place without the written permission of Cambridge University Press.

First published 2008

A catalogue record for this publication is available from the British Library

ISBN 978-0-521-87334-5 Hardback

Cambridge University Press has no responsibility for the persistence or accuracy of URLs for external or third-party internet websites referred to in this publication, and does not guarantee that any content on such websites is, or will remain, accurate or appropriate.

Contents

	<i>Preface</i>	<i>page vii</i>
	<i>Abbreviations</i>	<i>ix</i>
1	An introduction to domino logic	1
	1.1 CMOS and NMOS	1
	1.2 Domino logic circuits	5
	1.3 Clocking domino logic	12
	1.4 Summary	15
2	High-speed digital design	18
	2.1 Microprocessors since 1989	18
	2.2 Microarchitectures for high speed	22
	2.3 Designing and using high-speed memories	31
	2.4 What to remember if applying domino logic	35
3	Domino logic library design	37
	3.1 High-speed digital circuit design	37
	3.2 An introduction to standard cells	42
	3.3 Designing a high-performance standard cell library	45
	3.4 Circuit design of domino logic cells: a qualitative approach	48
	3.5 Circuit design of domino logic cells: a quantitative approach	51
	3.6 Characterizing domino logic-compatible registers	63
	3.7 Layout of domino logic standard cells	65
	3.8 Timing models for domino logic cells	66
4	Domino logic synthesis	70
	4.1 Introduction to domino logic synthesis	70
	4.2 Unate transform	73
	4.3 Phase assignment	75
	4.4 Phase-assignment rules	77
	4.5 An example domino synthesis flow	86
	4.6 Schematic capture of domino designs	106

vi	Contents	
5	Circuits designed with domino logic in an ASIC flow	108
5.1	Introduction	108
5.2	Domino integer execution unit	108
5.3	A synthesized domino logic DSP core	119
5.4	A synthesizable domino logic Viterbi add–compare–select (ACS) test chip	121
5.5	Intel’s published domino logic synthesis flow	124
5.6	Conclusions	126
6	Evolution of domino logic synthesis	127
6.1	The state of digital ASIC design methodologies	127
6.2	Process trends and domino logic	128
6.3	Clocking methodology for domino circuits	130
6.4	Synthesizing other dynamic logic families	132
6.5	Flow improvements for domino synthesis	137
6.6	The case for domino logic synthesis	141
	<i>Index</i>	143

Preface

This book stems from my experience over the last few years in designing high-speed digital logic using ASIC design flows. I discovered that while it is possible to significantly improve performance in ASIC implementations with deep pipelining and careful physical design, a speed penalty still had to be paid due to their exclusive use of static logic. This spurred an interest in using domino logic with automated synthesis and place and route tools. This book documents my experiences in automating the use of domino logic, and shows that despite the challenges entailed in the process, it is possible to use domino logic with industry-standard ASIC tools and achieve a significant speed improvement in the process.

Engineering is a group activity. The development of our domino logic synthesis system was possible due to the collaboration of many intelligent, enthusiastic, and dedicated co-workers whose contributions I must acknowledge. First of all I would like to thank my two chapter co-authors, Tommy Zounes and Bernard Bourgin. In addition to being gifted and hard-working engineers, Tommy and Bernard have also always been very generous with their knowledge and time, allowing all of their co-workers, including me, to learn a great deal from them. The domino logic library was possible due to the talents and efforts of Scott Anderson, Shaun Forsting, Judy Alvarez-Gallardo, Roger Boates, Michael Lin, and Juneho Park, who helped design the schematics and also contributed to the myriad other tasks involved with taping out a number of chips. Scott, armed with a contagious optimism, also helped me document our early experiences with using domino logic. Shaun Forsting converted the schematics into very efficient layouts across a number of different CMOS processes. During the early years of the domino logic project we were joined by two engineers from Italy: Fabrizio Viglione and Marco Cavalli. They both worked on the first domino chips with great enthusiasm and effectiveness. Fabrizio subsequently took the first stab at implementing our approach to synthesizing domino logic. From France we were later joined by the affable Leonardo Valencia, who with Cyril Adobati and Robin Wilson completed the first design that used a fully synthesizable domino logic flow. Roy Mader and Boris Andreev worked on the project as summer interns. Roy subsequently became a much-valued permanent member of our group and led us in overcoming many of the onerous challenges involved in pushing domino designs through automated place and route flows.

People work effectively only in a supporting environment. I would like to thank our manager Naresh Soni for encouraging and supporting us in our work in domino

synthesis, as well as Joel Monnier, who led STMicroelectronics' Central Research and Development organization. They provided us with the extraordinary luxury of being allowed to innovate in an autonomous manner. Nick Richardson, who later led the group, continued in this fine tradition and also provided more specific technical advice on matters related to logic and architecture. In addition, I must thank the many others in STMicroelectronics who supported us in our work on domino logic, including: Philippe Magarshack, Jean-Pierre Schoellkopf, Sylvain Kritter, Heloise Tupin, Damien Croain, Alain Chion, Samala Sreekiran, Sanjay Bulusu, Ezio Iacazio, and Marco Gregori.

I would like to thank my wonderful parents, Mosharaff and Inari Hossain, who have encouraged me throughout this endeavor, and more broadly, instilled in me a love of books and learning. Finally I must thank my beloved wife, Zakia Chowdhury, whose support allowed me to write this book. I dedicate this book to her and my two delightful sons, Farhan and Ishraq.

Razak Hossain
San Diego, CA

Abbreviations

ASIC	application-specific integrated circuit
CMOS	complementary metal oxide semiconductor
CSA	carry save adder
CTO	clock tree optimization
DRC	design rule check
DSPF	detailed standard parasitic format
DVD	digital video disc
ECO	engineering change order
EDA	electronic design automation
FET	field effect transistor
fF	femtofarad
FO4	fan-out of four
GHz	gigahertz
HDL	hardware description language
LFSR	linear feedback shift register
LSB	least significant bit
LVS	layout versus schematic
MHz	megahertz
MIPS	million instructions per second
MPC	minimum physical constraints
MPWH	minimum pulse width high
MPWHO	minimum pulse width high overlap
MPWL	minimum pulse width low
MSB	most significant bit
MUX	multiplexer
NMOS	n-channel metal oxide semiconductor
PLL	phase locked loop
PMOS	p-channel metal oxide semiconductor
PUT	pin under test
PVT	process, voltage, and temperature
QoR	quality of results
RC	resistor capacitor circuit
RF	radio frequency

RISC	reduced instruction set computer
RTL	register transfer level
SDC	Synopsys design constraints
SOC	system-on-chip
SRAM	static random access memory
TAT	turnaround time
VCO	voltage-controlled oscillator
VLSI	very large scale integration
XNOR	exclusive NOR
XOR	exclusive OR
μm	micrometer