Integrated Frequency Synthesizers for Wireless Systems

The increasingly demanding performance requirements of communications systems, as well as problems posed by the continued scaling of silicon technology, present numerous challenges for the design of frequency synthesizers in modern transceivers.

This book contains everything you need to know for the efficient design of frequency synthesizers for today's communications applications. If you need to optimize performance and minimize design time, you will find this book invaluable.

Using an intuitive yet rigorous approach, the authors describe simple analytical methods for the design of phase-locked loop (PLL) frequency synthesizers using scaled silicon CMOS and bipolar technologies. The entire design process, from system-level specification to layout, is covered comprehensively. Practical design examples are included, and implementation issues are addressed.

A key problem-solving resource for practitioners in integrated-circuit design, the book will also be of interest to researchers and graduate students in electrical engineering.

Andrea Lacaita is Full Professor of Electrical Engineering at the Politecnico di Milano, Italy.

Salvatore Levantino is Assistant Professor of Electrical Engineering at the Politecnico di Milano.

Carlo Samori is Associate Professor of Electrical Engineering at the Politecnico di Milano.

Integrated Frequency Synthesizers for Wireless Systems

Andrea Lacaita, Salvatore Levantino, and Carlo Samori

Politecnico di Milano, Italy



© Cambridge University Press

CAMBRIDGE UNIVERSITY PRESS Cambridge, New York, Melbourne, Madrid, Cape Town, Singapore, São Paulo

Cambridge University Press The Edinburgh Building, Cambridge CB2 8RU, UK

Published in the United States of America by Cambridge University Press, New York

www.cambridge.org Information on this title: www.cambridge.org/9780521863155

© Cambridge University Press 2007

This publication is in copyright. Subject to statutory exception and to the provisions of relevant collective licensing agreements, no reproduction of any part may take place without the written permission of Cambridge University Press.

First published 2007

Printed in the United Kingdom at the University Press, Cambridge

A catalogue record for this publication is available from the British Library

ISBN 978-0-521-86315-5 hardback

Contents

Preface	<i>page</i> vii
Acknowledgments	viii
Local oscillator requirements	1
1.1 AM and PM signals	2
1.2 Effect of phase noise and spurs	6
	9
	12
1.5 References	12
Phase-locked loops	14
2.1 Basics	14
2.2 PLL for frequency synthesis	23
2.3 Discrete-time and non-linearity effects	32
	38
2.5 References	47
Fractional-N PLLs	49
3.1 Beyond the integer- <i>N</i> approach	49
3.2 Fractional- <i>N</i> division	50
3.3 $\Delta\Sigma$ control of division factor	58
3.4 $\Delta\Sigma$ fractional- <i>N</i> PLL	65
3.5 References	72
Electronic oscillators	74
4.1 Introduction	74
4.2 Principles of LC oscillators	74
4.3 Single-transistor oscillators	82
4.4 Differential oscillators	91
4.5 References	101
Noise in oscillators	103
5.1 Introduction	103
5.2 Linear and time-invariant model	103
5.3 Noise-power trade-off and scaling issues	105
	AcknowledgmentsLocal oscillator requirements1.1 AM and PM signals1.2 Effect of phase noise and spurs1.3 Frequency accuracy1.4 Switching speed1.5 ReferencesPhase-locked loops2.1 Basics2.2 PLL for frequency synthesis2.3 Discrete-time and non-linearity effects2.4 Spectral purity: spurs and phase noise2.5 ReferencesFractional-N PLLs3.1 Beyond the integer-N approach3.2 Fractional-N division3.3 $\Delta\Sigma$ control of division factor3.4 $\Delta\Sigma$ fractional-N PLL3.5 ReferencesElectronic oscillators4.1 Introduction4.2 Principles of LC oscillators4.3 Single-transistor oscillators4.4 Differential oscillators4.5 ReferencesNoise in oscillators5.1 Introduction5.2 Linear and time-invariant model

V

vi	Contents	
	5.4 Time-variant models5.5 Application to some practical cases5.6 Additional issues in low-phase-noise design5.7 References	108 116 131 131
6	 Reactive components in oscillators 6.1 Introduction 6.2 Integrated inductors 6.3 Inductor topologies 6.4 Integrated varactors 6.5 Switched tuning 6.6 References 	133 133 133 141 146 153 155
7	 Noise up-conversion in VCOs 7.1 Introduction 7.2 Tuning curve and sensitivity coefficients 7.3 Noise up-conversion from varactors 7.4 Topologies and methods to minimize for up-conversion 7.5 Other mechanisms of noise up-conversion 7.6 References 	157 157 157 161 166 175 180
8	 Frequency division 8.1 Introduction 8.2 Digital frequency dividers 8.3 Programmable dividers 8.4 Dual-modulus prescalers 8.5 Circuit implementation 8.6 Noise in digital dividers 8.7 References 	182 182 182 188 193 198 204 209
9	 Phase comparison 9.1 Introduction 9.2 Phase comparison path 9.3 Phase/frequency detectors 9.4 Charge pump 9.5 Phase-detection noise 9.6 References 	211 211 211 214 224 229 234
	Index	236

Preface

The phase-locked loop (PLL) concept is about 70 years old and a wealth of literature is already available on the subject. Someone may therefore ask why another book about PLLs.

The first reason is related to the specific application considered here, namely the silicon integration of frequency synthesizers. Classical texts do not deal in depth with issues related to the design of frequency synthesizers in modern transceivers. In particular, the design guidelines and the performance of some important building blocks and their impact on the whole system are sometimes barely mentioned. The attempt, here, has been instead to provide a broad description of the most typical circuit topologies of voltage-controlled oscillators, frequency dividers and phase and frequency detectors, and to discuss their performance in terms of power consumption, phase noise, spurs, and so forth. A chapter is also devoted to integrated passive components, such as varactors and inductors, since the ability to optimize their performance judiciously is becoming a key skill required of the RF designer.

The second reason is that the book attempts to provide an alternative approach to PLL theory and design. After years of research and study on the subject, the authors propose an analysis methodology that is both rigorous and intuitive. The ability to simplify the picture and to address schematically the impact of complex, often non-linear, effects is a fundamental skill of any good engineer. The PLL is a good training example for the designer. In this respect, the book provides many examples of models, starting from a schematic and simplified description of the circuit operation and then leading to estimates, which are compared with simulation results. These examples are intended not only to provide a deeper insight into complex and intriguing effects, but also to encourage students and young analogue designers to keep exercising the ability to figure out the consequences of technical choices before performing circuit simulations.

The book starts with three chapters addressing the PLL as a system. Chapter 1 points out the typical requirements of the frequency synthesizer in RF systems. Chapter 2 covers some PLL basics. It does not deal with the whole PLL theory, which is analyzed in depth in many classical books. The chapter highlights only the concepts needed for understanding the subsequent topics. Chapter 3 finally analyzes fractional-division PLLs, which are seldom discussed in other texts.

Chapters 4 to 9 are then devoted to discussing in detail the design issues related to the PLL building blocks. Chapters 4 to 7 deal with voltage-controlled oscillators and their practical implementations in bipolar and CMOS technologies, including resonator design and layout. Chapters 8 and 9 are focused on the design of programmable dividers and phase-comparison circuits, including issues related to non-linearities.

Acknowledgments

The research activity behind this book has been in progress for more than ten years. It was made possible thanks to the financial support provided by the Italian Ministry of Universities and Research and by industry. In this respect, many thanks go to Mario Paparo of STMicroelectronics (Catania, Italy), Maurizio Pagani of Ericsson Lab (Vimodrone, Italy), and to Mihai Banu of the (formerly) Silicon Circuit Research Department of Bell Laboratories (Murray Hill, NJ), for their strong support.

The authors are indebted to all their past graduate students, Mr Francesco Villa, Dr Alfio Zanchi, Dr Andrea Bonfanti, Dr Luca Romanò, Dr Stefano Pellerano, Dr Marco Milani and Dr Luigi Panseri, who shared the excitements of this research and contributed to most of the understanding reported in the following pages. The authors are also extremely grateful to their current Ph.D. students, Paolo Madoglio and Marco Zanuso, who worked out the examples and the simulations, providing critical revisions of the text. Clearly, only the authors are responsible for any errors that may still be present.