CAMBRIDGE

Cambridge University Press
0521837774 - Low-Voltage CMOS RF Frequency Synthesizers
Howard Cam Luong and Gerry Chi Tak Leung
Table of Contents
More information

Contents

List of figures *page* vii
List of tables xiii
Preface xv
Acknowledgements xvii
1 Introduction 1
1.1 Motivation 1
1.2 Book organization 3
2 Synthesizer fundamentals 5
2.1 Introduction 5
2.2 Timing jitter 6
2.3 Phase noise 7
2.4 Phase-locked loop 10
2.5 Synthesizer architecture 20
3 Design of building blocks 28
3.1 Voltage-controlled oscillators (VCOs) 28
3.2 Dividers 44
3.3 Prescaler 49
3.4 Phase–frequency detectors (PFDs) 55
3.5 Charge pump 59
3.6 Loop filter 63
3.7 Inductor design 66
3.8 Varactor design 74
3.9 Switched-capacitor array (SCA) 78
4 Low-voltage design considerations and techniques 80
4.1 Introduction 80
4.2 System considerations 80
4.3 Voltage-controlled oscillators 81
4.4 Divide-by-2 circuit 82

© Cambridge University Press www.cambridge.org

CAMBRIDGE

Cambridge University Press
0521837774 - Low-Voltage CMOS RF Frequency Synthesizers
Howard Cam Luong and Gerry Chi Tak Leung
Table of Contents
More information

4.5 High-speed clock buffer 84
4.6 Prescaler design 85
4.7 Charge pump 85
5 Behavioral simulation 88
5.1 Introduction 88
5.2 Linear model 88
5.3 Mathematical model 91
5.4 Behavioral model using AC analysis 95
5.5 Behavioral model using transient analysis 97
6 A 2 V 900 MHz monolithic CMOS dual-loop frequency synthesizer for GSM receivers 100
6.1 Design specification 100
6.2 Circuit implementation 104
6.3 Experimental results 116
7 A 1.5 V 900 MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications 126
7.1 Introduction 126
7.2 Proposed synthesizer architecture 127
7.3 System specification and consideration 129
7.4 Circuit implementation 133
7.5 Layout consideration 141
7.6 Experimental results 145
7.7 Performance summary and evaluation 148
8 A 1 V 5.2 GHz fully integrated CMOS synthesizer for WLAN IEEE 802.11a 152
8.1 WLAN overview 152
8.2 Design specification 153
8.3 Synthesizer architecture 154
8.4 Quadrature phase generation 156
8.5 Behavioral simulation 157
8.6 Circuit implementation 157
8.7 Experimental results 167
References 173
Index 179

© Cambridge University Press www.cambridge.org