CAMBRIDGE

Cambridge University Press
978-0-521-11816-3 - Three-Dimensional Integrated Circuit Layout
Andrew Harter
Index
More information

Index

3D application
  cellular processor, 39
  memories, 43
  systems, 43, 63
3D cell
  active, 73
  design, 3, 71
  feedthrough, 73
  grid equivalence, 77
  homogeneous, 3
  library, 72, 88
  orientation, 79
  passive, 73, 84, 86
  shape, 73
  symmetric, 90
  tessellation, 74
3D circuit
  benefits, 44, 46, 146, 169
  BiCMOS, 43
  classification, 56
  definition, 1
  DRAM, 44
  drawbacks, 47, 169
  first, 2, 41
  heterogeneous, 59
  hybrid, 39
  interference, 49
  JMOS, 41
  monolithic, 41
  multiple level cells, 58
  NAND gate, 42
  orthogonally connected, 140
  SRAM, 43
  three layers, 42
  topology, 53
  two film, 42
  two transistor inverter, 41
  wafer stacks, 39
  yield, 48, 160
3D layout
  abutment, 72
  algorithms, 2
  benefits, 71, 72
  cell orientation, 79
  comparison with 2D, 162, 164
  flip-flop, 79
  half adder, 44
  number of layers, 64, 146, 156
  other work, 3, 41, 66, 69, 71
  partition, 85
  perfect, 138, 142
  physical grid, 75, 77
  properties, 145
  pseudo-perfect, 142
  set-reset latch, 81, 82
  shape, 64
  using cubes, 80
  using prisms, 79, 82
  validation, 122
  vertical dimension, 153
3D technology
  contact techniques, 54
  heteroepitaxy, 42
  inter-layer wiring, 55

© Cambridge University Press www.cambridge.org

CAMBRIDGE

Cambridge University Press
978-0-521-11816-3 - Three-Dimensional Integrated Circuit Layout
Andrew Harter
Index
More information

intra-layer wiring, 54
isolation, 35, 41
power wiring, 56
single level cells, 59
abutment
cell library, 88
choice of seed, 85
clustering, 85
computational cost, 146
constructive technique, 85
conventional layout patterns, 85
description of, 83, 147
enhancements, 86, 87
incongruencies, 107
principles, 72, 84
problems, 109, 116
relationship to other methods, 85
routing channels, 84, 119
analog circuits, 13
annealing, 38
back-gating, 49
CAD
behavioural description, 24
circuit description, 30
circuit extraction, 27
classification, 2
descriptive framework, 24
first use, 5
floorplanning, 27
gate array, 29
HDL, 32
hierarchy, 23
layout, 27
logical layout graph, 53
minimisation, 26
netlist comparison, 27
physical layout graph, 53
placement, 27
routing, 27
simulation, 26, 30, 32
standard cell, 31
structural description, 24
testing, 26
Cambridge Distributed System, 31
Cambridge Fast Ring, 28, 29
capacity, 112
cell design
active, 94
based on cubes, 90, 93, 149, 177
by layout editor, 93
complex cells, 150
customisation by links, 94
design rules, 91
interface representation, 110
passive, 97
power supply, 90, 93
symmetric, 90, 94
vertical connection model, 91
cell library
canonic construction, 90
choice of functions, 89
comparisons between, 145
enumeration of cells, 90
exhaustive construction, 89
chemical vapour deposition, 38
chip design
comparisons, 22
complexity, 15
goal, 15
circuit failure, 7
cluster
compact shape, 131
dendral shape, 131
growth problems, 109
growth shape, 131
congruence, 74
contact techniques, 54
cooling, 51, 52
crosstalk, 49
custom design, 2, 18, 60

© Cambridge University Press www.cambridge.org

CAMBRIDGE

Cambridge University Press
978-0-521-11816-3 - Three-Dimensional Integrated Circuit Layout
Andrew Harter
Index
More information

defect distribution, 48
design rules
  3D, 91
  $\alpha\beta$, 17
  λ, 17
  μ, 17
device properties, 16
digital circuits, 13
enhanced processing, 8
epitaxy
  heteroepitaxy, 36, 42
  molecular beam, 37
  solid phase, 37
experiment scheduling, 122
experimental results
  graph production, 126
  metrics, 124
  presentation, 125
  statistical analysis, 125, 126
failure tolerance, 12
fault tolerance, 11
field programmable devices, 21
flip chips, 12
gallium arsenide
  co-integration with silicon, 11
  thin film, 37
gate array, 2, 5, 20
heat
  dissipation, 50
  during recrystallisation, 47
hierarchy, 23
hybrid circuits, 12
integrated circuit
  CMOS, 5
  design, 2
  history, 3, 4
  isolation, 35
  MOS, 4
  trends, 1, 2
  TTL, 4
interconnect
  aluminium, 10
  inter-layer, 55
  intra-layer, 54
  metallisation, 40
  multi-layer, 40
  optical, 10
  polysilicon, 9
  refractory, 9, 40
  tungsten, 10
latch-up, 35
lateral diffusion, 16
layout, 27
layout example
  2D chip, 163
  3D chip, 163
  half-adder, 138
  orthogonal netlist, 140
  set-reset latch, 138
layout experiment
  abutment rules, 103
  algorithm control, 136
  assumptions, 100, 126
  control primitives, 121
  data structures, 101, 110, 183
  goals, 99, 123, 145
  merit function, 114, 120
  method, 124, 146
  process control, 122
  system configuration, 123
  validation, 122
lithography
  electron beam, 8
  ultraviolet light, 8
lookahead, 139
manufacturing yield, 7
mask registration, 16
materials
  alternative, 9
  problems, 47

© Cambridge University Press www.cambridge.org

CAMBRIDGE

Cambridge University Press
978-0-521-11816-3 - Three-Dimensional Integrated Circuit Layout
Andrew Harter
Index
More information

memory
BiCMOS, 11
first integrated, 5
merit function
canonic description, 115
construction, 125
dynamic, 115
placement, 114
routing, 120
static component, 115
Micromodule, 39
microprocessor
BiCMOS, 10
first, 5
Modula2, 32, 183
Moore's law, 7
perfect layouts, 138
permutations, 113
placement
constructive, 30, 83
floorplan, 33
iterative improvement, 31, 33
layout editor, 33
standard cell, 33
placement experiment
algorithm, 113
cell clusters, 105
cell library, 101
cell representation, 103
cluster incongruencies, 107
cluster restrictions, 105
clustering algorithm, 107
compact growth, 108
dendral growth, 108
lookahead, 139
merit function, 114
number of layers, 156
orthogonal circuit, 140
planar process
example, 5
integrated circuits, 4
transistors, 4
polyhedra, 89
random choice, 124
recrystallisation
electrical properties, 39
heating methods, 38
redundancy, 11, 40
register transfer functions, 28
restructuring
electrical programming, 12
fuses, 11
routing
area, 30, 119
channel, 27, 34
global, 27, 34
ink blot, 134
routing experiment
algorithm, 117, 119
merit function, 134
passive cells, 119
search space, 118
segments, 111, 117
signal assignment, 84
signal representation, 111
through cells, 84
routing experiments
segments, 133
search space, 113
seeding windows, 37
self-testing, 12
silicon compilation, 27
silicon-on-silicon, 12
simulation
behavioural level, 33
event driven, 32
event level, 30
gate level, 32
pulse shrinkage, 33
system level, 33

© Cambridge University Press www.cambridge.org

CAMBRIDGE

Cambridge University Press
978-0-521-11816-3 - Three-Dimensional Integrated Circuit Layout
Andrew Harter
Index
More information

SOI
    bipolar technology, 38
    definition, 35
    first structures, 36
    gallium arsenide, 37
    mechanical methods, 37
    properties, 35
    recrystallisation, 38
    silicon overgrowth, 37
    transparent substrates, 39
solid
    Archimedean, 75
    convex, 74
    Platonic, 74
    tessellating, 74
standard cell, 2, 19, 61
superconductors, 13, 52
tessellation
    cube, 74
    prism, 77
    rhombic dodecahedron, 75, 87
    square based pyramid, 75
    truncated octahedron, 75
testability, 11
Tinkertoy, 39
transistor
    first bipolar, 3
    MOS, 4
valve, 39
wafer bonding, 37
wafer scale integration, 11
WSI, 169
yield
    model, 49
    WSI, 48

© Cambridge University Press www.cambridge.org