CAMBRIDGE

Cambridge University Press
978-0-521-11036-5 - CMOS Analog Design Using All-Region MOSFET Modeling
Marcio Cherem Schneider and Carlos Galup-Montoro
Table of Contents
More information

Contents

Preface *page* xv

1 Introduction to analog CMOS design 1

1.1 Analog design 1
1.1.1 The need for analog design 1
1.1.2 Tradeoffs in analog design 2
1.1.3 The importance of component modeling 2
1.2 Bipolar and metal–oxide–semiconductor field-effect transistors 3
1.2.1 p–n Junctions 3
1.2.2 Bipolar junction transistors 5
1.2.3 MOS field-effect transistors 7
1.2.4 Important differences between BJTs and MOSFETs 14
1.3 Analog bipolar and MOS integrated circuits 16
1.3.1 Analysis and design of integrated circuits 16
1.3.2 Design of common-emitter and common-source amplifiers 17
Problems 21
References 24

2 Advanced MOS transistor modeling 26

2.1 Fundamentals of the MOSFET model 26
2.1.1 Electrons and holes in semiconductors 26
2.1.2 The two-terminal MOS structure 28
2.1.3 Accumulation, depletion, and inversion (for p-type substrates) 31
2.1.4 The small-signal equivalent circuit of the two-terminal MOS (for p-type substrates) 32
2.1.5 The three-terminal MOS structure and the unified charge-control model (UCCM) 34
2.1.6 The pinch-off voltage 38
2.1.7 The Pao–Sah exact *I–V* model 39
2.1.8 A charge-sheet formula for the current 41
2.1.9 A charge-control compact model 41
2.1.10 Threshold voltage 42

© in this web service Cambridge University Press www.cambridge.org

CAMBRIDGE

Cambridge University Press
978-0-521-11036-5 - CMOS Analog Design Using All-Region MOSFET Modeling
Marcio Cherem Schneider and Carlos Galup-Montoro
Table of Contents
More information

2.2 A design-oriented MOSFET model 45
2.2.1 Forward and reverse components of the drain current 45
2.2.2 Universal dc characteristics 48
2.2.3 MOSFET operation in weak and strong inversion 51
2.2.4 Small-signal transconductances 53
2.3 Dynamic MOSFET models 57
2.3.1 Stored charges 57
2.3.2 Capacitive coefficients 59
2.3.3 Capacitances of the extrinsic transistor 62
2.3.4 A non-quasi-static small-signal model 62
2.3.5 A quasi-static small-signal model 65
2.3.6 The intrinsic transition frequency 67
2.4 Short-channel effects in MOSFETs 68
2.4.1 Effective mobility 68
2.4.2 Velocity saturation 69
2.4.3 Channel-length modulation 71
2.4.4 Drain-induced barrier lowering 72
2.4.5 Output conductance in saturation 73
2.4.6 Gate tunneling currents 75
2.4.7 Bulk current 76
A2.1 Semiconductor charges 77
A2.2 Drain- and source-associated inversion charges 79
A2.3 Summary of n-channel MOSFET equations: UCCM, current, charges, transconductances, and capacitances including short-channel effects 81
A2.4 An alternative low-frequency small-signal model of the MOSFET in saturation 81
Problems 84
References 86

3 CMOS technology, components, and layout techniques 88

3.1 An overview of CMOS technology 88
3.1.1 Basic process steps in monolithic IC fabrication 88
3.1.2 Generic deep-submicron CMOS process flow 89
3.1.3 Main parameters in 350-, 180-, and 90-nm processes 92
3.2 Devices in CMOS technology 93
3.2.1 Resistors 94
3.2.2 Capacitors 101
3.2.3 Inductors 109
3.2.4 Bipolar transistors 112
3.3 Latchup 114
3.4 Analog layout issues 115
3.4.1 Optical lithography 115

© in this web service Cambridge University Press www.cambridge.org

CAMBRIDGE

Cambridge University Press
978-0-521-11036-5 - CMOS Analog Design Using All-Region MOSFET Modeling
Marcio Cherem Schneider and Carlos Galup-Montoro
Table of Contents
More information

3.4.2 Mask layout and design rules 118
3.4.3 MOSFET layout 121
Problems 128
References 130

4 Temporal and spatial fluctuations in MOSFETs 134

4.1 Types of noise 134
4.1.1 Thermal noise 134
4.1.2 Shot noise 136
4.1.3 Flicker noise 136
4.2 Modeling the drain-current fluctuations in MOSFETs 137
4.3 Thermal noise in MOSFETs 139
4.3.1 Channel thermal noise 139
4.3.2 Short-channel effects on channel thermal noise 140
4.3.3 Induced gate noise 141
4.4 Flicker noise in MOSFETs 144
4.5 Design-oriented noise models 147
4.5.1 Consistency of noise models 147
4.5.2 The thermal noise excess factor 147
4.5.3 Flicker noise in terms of inversion levels 148
4.5.4 The corner frequency 150
4.5.5 Two-port noise models 151
4.6 Systematic and random mismatch 154
4.6.1 Pelgrom's model of mismatch 155
4.6.2 (Mis)matching energy 161
4.6.3 The number-fluctuation mismatch model 162
4.6.4 The dependence of mismatch on bias, dimensions, and technology 164
4.6.5 Matching analysis of analog circuits 167
Problems 170
References 175

5 Current mirrors 177

5.1 A simple MOS current mirror 177
5.1.1 The ideal current mirror 177
5.1.2 The two-transistor current mirror 177
5.1.3 Error caused by difference between drain voltages 179
5.1.4 Error caused by transistor mismatch 180
5.1.5 Small-signal characterization and frequency response 184
5.1.6 Noise 186
5.2 Cascode current mirrors 187
5.2.1 Self-biased cascode current mirrors 188
5.2.2 High-swing cascode current mirrors 189

© in this web service Cambridge University Press www.cambridge.org

CAMBRIDGE

Cambridge University Press
978-0-521-11036-5 - CMOS Analog Design Using All-Region MOSFET Modeling
Marcio Cherem Schneider and Carlos Galup-Montoro
Table of Contents
More information

5.3 Advanced current mirrors 191
5.4 Class-AB current mirrors 192
A5.1 Harmonic distortion 193
Problems 195
References 198

6 Current sources and voltage references 199

6.1 A simple MOS current source 199
6.2 The Widlar current source 200
6.3 Self-biased current sources (SBCSs) 201
6.4 A MOSFET-only self-biased current source 205
6.5 Bandgap voltage references 208
6.5.1 The operating principle of the bandgap reference 209
6.5.2 CMOS bandgap references 210
6.5.3 A CMOS bandgap reference with sub-1-V operation 214
6.5.4 A resistorless CMOS bandgap reference 216
6.6 CMOS voltage references based on weighted V_{GS} 217
6.7 A current-calibrated CMOS PTAT voltage reference 218
Problems 219
References 222

7 Basic gain stages 225

7.1 Common-source amplifiers 225
7.1.1 Resistive load 225
7.1.2 Diode-connected load 226
7.1.3 The intrinsic gain stage 228
7.1.4 Current source load 231
7.1.5 The push–pull amplifier (static CMOS inverter) 236
7.2 Common-gate amplifiers 239
7.3 Source followers 242
7.4 Cascode amplifiers 246
7.4.1 Telescopic- and folded-cascode amplifiers 246
7.4.2 The gain-boost technique 250
7.5 Differential amplifiers 252
7.5.1 The source-coupled pair 252
7.5.2 Resistive-load differential amplifiers 259
7.5.3 Current-mirror-load differential amplifiers 260
7.6 Sizing and biasing of MOS transistors for amplifier design 278
7.6.1 Sizing and biasing of a common-source amplifier 279
7.6.2 The design procedure for a common-source amplifier 280
7.6.3 MOSVIEW: a graphical interface for MOS transistor design 281

© in this web service Cambridge University Press www.cambridge.org

CAMBRIDGE

Cambridge University Press
978-0-521-11036-5 - CMOS Analog Design Using All-Region MOSFET Modeling
Marcio Cherem Schneider and Carlos Galup-Montoro
Table of Contents
More information

7.7 Reuse of MOS analog design 283
7.7.1 Effects of scaling on analog circuits 284
7.7.2 Analog resizing rules 285
Problems 288
References 290

8 Operational amplifiers 292

8.1 Applications and performance parameters 292
8.1.1 The ideal operational amplifier 292
8.1.2 Basic applications of operational amplifiers 293
8.1.3 Performance parameters 297
8.2 The differential amplifier as an operational amplifier 299
8.2.1 The simple-stage differential amplifier 299
8.2.2 The telescopic-cascode differential amplifier 301
8.3 The symmetric operational amplifier 302
8.3.1 DC characteristics 302
8.3.2 Small-signal characteristics and noise 304
8.3.3 Slew rate 305
8.4 The folded-cascode operational amplifiers 306
8.4.1 DC characteristics 306
8.4.2 Small-signal characteristics and noise 308
8.4.3 Slew rate 312
8.5 Two-stage operational amplifiers 320
8.5.1 Cascade versus cascode amplifiers 320
8.5.2 DC characteristics of the two-stage amplifier 321
8.5.3 Small-signal characteristics of the two-stage Miller-compensated op amp 322
8.5.4 Slew rate 334
8.5.5 Alternative forms of compensation of the two-stage op amp 336
8.6 Three-stage operational amplifiers 339
8.7 Rail-to-rail input stages 340
8.8 Class-AB output stages for operational amplifiers 342
8.9 Fully-differential operational amplifiers 350
A8.1 Systematic offset of a two-stage op amp 359
Problems 360
References 363

9 Fundamentals of integrated continuous-time filters 366

9.1 Basics of MOSFET-C filters 366
9.1.1 The MOSFET as a tunable resistor 367
9.1.2 Balanced transconductors for MOSFET-C filters 368
9.1.3 MOSFET-C integrators 370
9.1.4 Filter examples 376

© in this web service Cambridge University Press www.cambridge.org

CAMBRIDGE

Cambridge University Press
978-0-521-11036-5 - CMOS Analog Design Using All-Region MOSFET Modeling
Marcio Cherem Schneider and Carlos Galup-Montoro
Table of Contents
More information

9.2 Basics of OTA-C filters 378
9.2.1 Transconductors 379
9.2.2 G_m-C integrators 383
9.2.3 Signal-to-noise ratio, dynamic range, and power 386
9.2.4 Filter examples 390
9.3 Digitally-programmable continuous-time filters 393
9.4 On-chip tuning schemes 395
A9.1 Distortion of the MOSFET operating as a resistor 397
Problems 399
References 400

10 Fundamentals of sampled-data circuits 404

10.1 MOS sample-and-hold circuits 404
10.1.1 Sample-and-hold basics 404
10.1.2 Thermal noise 406
10.1.3 Switch on-resistance 409
10.1.4 Sampling distortion due to switch on-resistance 410
10.1.5 Linearization of the MOS sampling switch 412
10.1.6 Charge injection by the switch 413
10.1.7 Low-voltage sample-and-hold circuits 417
10.1.8 Jitter analysis 421
10.1.9 Tradeoff between resolution and sampling rate in analog-to-digital converters 422
10.2 Basics of switched-capacitor filters 423
10.2.1 Basic principles of operation of switched-capacitor circuits 423
10.2.2 Switched-capacitor integrators 426
10.2.3 Offset compensation 429
10.2.4 Biquad filters 430
10.2.5 Amplifier specifications 433
10.2.6 Low-distortion switched-capacitor filters 435
10.3 Switched-capacitor circuits as charge processors 437
10.3.1 Realization of linear voltage processors 438
10.3.2 Implementation issues 440
10.4 Alternative switched-circuit techniques 441
A10.1 Modeling the sampling distortion due to the non-linearity of the switch on-resistance 444
Problems 446
References 450

11 Overview of MOSFET models and parameter extraction for design 452

11.1 MOSFET models for circuit simulation 452
11.1.1 Threshold-voltage-based models (BSIM3 and BSIM4) 453

© in this web service Cambridge University Press www.cambridge.org

CAMBRIDGE

Cambridge University Press
978-0-521-11036-5 - CMOS Analog Design Using All-Region MOSFET Modeling
Marcio Cherem Schneider and Carlos Galup-Montoro
Table of Contents
More information

11.1.2 Surface-potential-based models (HiSIM, MM11, and PSP) 454
11.1.3 Charge-based models (EKV, ACM, and BSIM5) 458
11.2 Parameter extraction for first-order design 460
11.2.1 Specific current and threshold voltage 461
11.2.2 The slope factor 463
11.2.3 Mobility 465
11.3 Comparison between experiment and the ACM model in a 0.35-μm technology 467
11.4 Comparison between simulation and the ACM model in a 0.13-μm technology 470
11.5 The Early voltage 473
Problems 479
References 480

Index 483

© in this web service Cambridge University Press www.cambridge.org